- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98243 > TLC5620INE4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14 PDF資料下載
參數(shù)資料
| 型號： | TLC5620INE4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14 |
| 封裝： | ROHS COMPLIANT, PLASTIC, DIP-14 |
| 文件頁數(shù)： | 11/17頁 |
| 文件大小： | 389K |
| 代理商： | TLC5620INE4 |
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description
The TLC5620 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with
256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected
to the GND terminal and the other end is fed from the output of the reference input buffer. Monotonicity is
maintained by use of the resistor strings. Linearity depends upon the matching of the resistor elements and upon
the performance of the output buffer. Since the inputs are buffered, the DACs always present a high-impedance
load to the reference source.
Each DAC output is buffered by a configurable-gain output amplifier that can be programmed to times 1 or times
2 gain.
On power up, the DACs are reset to CODE 0.
Each output voltage is given by:
V
O
(DACA|B|C|D)
+ REF
CODE
256
(1
) RNG bit value)
where CODE is in the range 0 to 255 and the range (RNG) bit is 0 or 1 within the serial control word.
Table 1. Ideal Output Transfer
D7
D6
D5
D4
D3
D2
D1
D0
OUTPUT VOLTAGE
0
GND
0
0000001
(1/256)
× REF (1+RNG)
0
1111111
(127/256)
× REF (1+RNG)
1
0000000
(128/256)
× REF (1+RNG)
1
(255/256)
× REF (1+RNG)
data interface
With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have
been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as
shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low. When
LDAC is high during serial programming, the new value is stored within the device and can be transferred to
the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered most significant bit
(MSB) first. Data transfers using two 8-clock cycle periods are shown in Figures 3 and 4.
RNG
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
DAC Update
CLK
DATA
LOAD
tsu(DATA-CLK)
tv(DATA-CLK)
tsu(CLK-LOAD)
tw(LOAD)
tsu(LOAD-CLK)
Figure 1. LOAD-Controlled Update (LDAC = Low)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC5628CDW | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO16 |
| TLC5628IN | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP16 |
| TLC5628IDW | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO16 |
| TLC5628CDWG4 | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO16 |
| TLC5628INE4 | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC5621ID | 制造商:Texas Instruments 功能描述: |
| TLC5628 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5628C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5628CDW | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Octal 8bit D/A RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLC5628CDWG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8Bit 10us Octal DAC Serial In Pgrmable RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。