參數(shù)資料
型號(hào)： TLC876IDBR
廠商： TEXAS INSTRUMENTS INC
元件分類： ADC
英文描述： 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝： SSOP-28
文件頁(yè)數(shù)： 4/22頁(yè)
文件大?。?/td> 340K
代理商： TLC876IDBR
TLC876M, TLC876I, TLC876C
10-BIT 20 MSPS PARALLEL OUTPUT CMOS
ANALOG-TO-DIGITAL CONVERTERS
SLAS140E – JULY 1997 – REVISED OCTOBER 2000
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
definitions of specifications and terminology
integral nonlinearity (INL)
Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale.
The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as a level
1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to
the true straight line between these two points. This parameter is sometimes referred to as linearity error.
differential nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value.
A differential nonlinearity error of less than
"1 LSB ensures no missing codes. This parameter is sometimes
referred to as differential error.
offset error
The first transition should occur at a level 1/2 LSB above zero. Offset is defined as the deviation of the actual
first code transition from that point.
gain error
The first code transition should occur for an analog value 1/2 LSB above nominal negative full scale (the voltage
applied to the REFBF terminal). The last transition should occur for an analog value 1 1/2 LSB below nominal
positive full scale (the voltage applied to the REFTF terminal). Gain error is the deviation of the actual difference
between the first and last code transitions from the ideal difference between the first and last code transitions.
pipeline delay (latency)
The number of clock cycles between conversion initiation on an input sample and the corresponding output data
being made available. Once the data pipeline is full, new valid output data are provided every clock cycle.
reference top/bottom offset
Resistance between the reference input and comparator input tap points causes offset errors. These errors can
be nulled out by using the force-sense connection as shown in the
driving the reference terminals section.
driving the analog input
Figure 12 shows an equivalent input circuit of the TLC876 sample-and-hold amplifier and it represents an
excellent first order approximation.
The total equivalent capacitance, CE, is typically less than 5 pF and the input source must be able to charge
or discharge this capacitance to 10-bit accuracy in the sample period of one half of a clock cycle. When the
switch S1 closes, the input source must charge or discharge the capacitor CE from the voltage already stored
on CE (the previously captured sample) to the new voltage. In the worst case, a full-scale voltage step on the
input, the input source must provide the charging current through the switch resistance RSW (50 ) of S1 and
quickly settle (within 1/2 CLK period), and, therefore, the source is driving a low input impedance. However,
when the source voltage equals the value previously stored on CE, the hold capacitor requires no input current
to maintain the charge and the equivalent input impedance is extremely high.
Adding series resistance between the output of the source and the AIN terminal reduces the drive requirements
placed on the source, as shown in Figure 13. To maintain the frequency performance outlined in the
specifications, the resistor should be limited to 200
minus the source resistance or less. The maximum source
resistance, RS, for 10-bit, 1/2 LSB accuracy is given by equation 1.
相關(guān)PDF資料
PDF描述
TLC876IPWLE 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLC876CPW 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLC876CDBLE 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLC876CPWR 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLC876IDB 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC876IDW 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10bit 20Msps A/D RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
TLC876IDWR 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS
TLC876IPW 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC876IPWLE 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC876IPWR 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*