參數(shù)資料
型號(hào): TLC876MDW
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: SOP-28
文件頁數(shù): 11/22頁
文件大?。?/td> 339K
代理商: TLC876MDW
TLC876M, TLC876I, TLC876C
10-BIT 20 MSPS PARALLEL OUTPUT CMOS
ANALOG-TO-DIGITAL CONVERTERS
SLAS140E – JULY 1997 – REVISED OCTOBER 2000
19
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
layout and decoupling
With high-frequency high-resolution converters, the layout and decoupling of the reference is critical. The actual
voltage digitized by the TLC876 is relative to the reference voltages. In Figure 22, for example, the reference
return and the bypass capacitors are connected to the shield of the incoming analog signal. Disturbances in the
ground of the analog input, that are common mode to the REFTF, REFBF, and AIN terminals because of the
common ground, are effectively removed by the TLC876 high common mode rejection. Also, these capacitors
should be connected as close to reference terminals as possible.
High-frequency noise sources, VN1 and VN2, are shunted to ground by decoupling capacitors. Any voltage drops
between the analog input ground and the reference bypassing points are treated as input signals by the
converter using the reference inputs. Consequently, the reference decoupling capacitors should be connected
to the same physical analog ground point used by the analog input voltage (see the grounding and layout rules
section).
AIN
REFTF
4 V
VN1
4 V
VN2
REFBF
TLC876
Figure 22. Recommended Bypassing for the Reference
clock input
The clock input is buffered internally with an inverter powered from the DRVDD terminal, which accommodates
either 5-V or 3.3-V CMOS logic input signal swings with the input threshold for the CLK terminal nominally at
DRVDD/2.
The internal pipelined architecture operates on both rising and falling edges of the input clock. To minimize duty
cycle variations, the recommended logic family to drive the clock input is high-speed or advanced CMOS
(HC/HCT, AC/ACT) logic. CMOS logic provides both symmetrical voltage threshold levels and sufficient rise and
fall times to support 20 MSPS operation.
The power dissipated by the correction logic and output buffers is largely proportional to the clock frequency.
Figure 8 illustrates this tradeoff between clock rates and a reduction in power consumption.
digital inputs and outputs
Each of the digital control inputs, OE and STBY, has an input buffer powered from the DRVDD supply terminal.
With DRVDD set to 5 V, all digital inputs readily interface with 5 V CMOS logic. Using lower voltage CMOS logic,
DRVDD can be set to 3.3 V, lowering the nominal input threshold of all digital inputs to (3.3 V)/2 = 1.65 V, typically.
The digital output format is straight binary. For example, Table 1 shows the output format for voltage levels of
V(REFTS) = 4 V and V(REFBS) = 2 V.
A low power mode feature is provided such that when STBY is high and the clock is disabled, the static power
of the TLC876 drops significantly (see electrical characteristics table).
相關(guān)PDF資料
PDF描述
TLE2426MDREP SPECIALTY ANALOG CIRCUIT, PDSO8
TLE4202B BRUSH DC MOTOR CONTROLLER, 2.5 A, PZFM7
TLE4203S BRUSH DC MOTOR CONTROLLER, 6 A, PSFM7
TLE4209A BRUSH DC MOTOR CONTROLLER, PDIP8
TLE4251G 1-CHANNEL POWER SUPPLY SUPPORT CKT, PSSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC-8C-0750 制造商:KATO/COILTHREAD 功能描述:
TLC976C 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR
TLC976CDGG 功能描述:IC 10-BIT CCD SIG PROC 56-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
TLC976CDGGR 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR
TLC-9C-1125 制造商:KATO/COILTHREAD 功能描述: