參數(shù)資料
型號(hào)： TLC876MDWR
廠(chǎng)商： TEXAS INSTRUMENTS INC
元件分類(lèi)： ADC
英文描述： 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝： SOP-28
文件頁(yè)數(shù)： 8/22頁(yè)
文件大小： 339K
代理商： TLC876MDWR
TLC876M, TLC876I, TLC876C
10-BIT 20 MSPS PARALLEL OUTPUT CMOS
ANALOG-TO-DIGITAL CONVERTERS
SLAS140E – JULY 1997 – REVISED OCTOBER 2000
16
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
dc considerations (continued)
The REFTS and REFBS terminals should not be connected in configurations that do not use a force-sense
reference. Connecting the force and sense lines together allows current to flow in the sense lines. Any current
allowed to flow through these lines must be negligibly small. Current flow causes voltage drops across the
resistance in the sense lines. Because the internal DACs tap different points along the sense lines, each DAC
would receive a slightly different reference voltage if current were flowing in these lines. To avoid this undesirable
condition, leave the sense lines unconnected. Any current allowed to flow through these lines must be negligibly
small (< 100
A).
The voltage drop across the internal resistor array (RARRAY) determines the input span. The nominal differential
voltage is 2 Vpp. The full-scale input span is given by equation 3.
Input Voltage Span = V(REFTS) – V(REFBS)
(3)
Therefore, a full-scale input span is approximately 2 V when [V(REFTS) – V(REFBS)] = 2 V. The external
reference must provide approximately 4 mA for a 2-V drop across the internal resistor array.
Figure 18 shows the flexibility in determining both the full-scale span of the analog input and where to center
this voltage without degrading the typical performance.
2.5
2
0.5
0
0.5
1
1.5
2
2.5
3
REFTF
,REFTS
3.5
4.5
REFBF, REFBS
5
3.5
4
1.5
4
3
1
2 V Span
1 V Span
Figure 18. TLC876 Reference Ranges
ac considerations
The simplified diagram of Figure 17 shows that the reference terminals connect to a capacitor for one half of
the clock period. The size of the capacitor is a function of the analog input voltage, therefore producing dynamic
impedance changes at the reference inputs.
The external reference source must be able to maintain a low impedance over all frequencies of interest to
provide the charge required by the capacitance. By supplying the requisite charge, the reference voltages
remain relatively constant maintaining specified performance. For some reference configurations, voltage
transients are present on the reference lines, especially during the falling edge of CLK. The reference must
recover from the transients and settle to the desired level of accuracy prior to the rising edges of CLK.
相關(guān)PDF資料
PDF描述
TLC876MDW 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLE2426MDREP SPECIALTY ANALOG CIRCUIT, PDSO8
TLE4202B BRUSH DC MOTOR CONTROLLER, 2.5 A, PZFM7
TLE4203S BRUSH DC MOTOR CONTROLLER, 6 A, PSFM7
TLE4209A BRUSH DC MOTOR CONTROLLER, PDIP8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC-8C-0750 制造商:KATO/COILTHREAD 功能描述:
TLC976C 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR
TLC976CDGG 功能描述:IC 10-BIT CCD SIG PROC 56-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
TLC976CDGGR 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR
TLC-9C-1125 制造商:KATO/COILTHREAD 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*