- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383956 > TLV1562CDW (Texas Instruments, Inc.) 2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN PDF資料下載
參數(shù)資料
| 型號： | TLV1562CDW |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN |
| 中文描述： | 2.7 V至5.5 V，高速低功耗可重構模擬到數(shù)字轉換4輸入，雙的S /小時，并行接口，和電源關閉 |
| 文件頁數(shù)： | 11/40頁 |
| 文件大小： | 578K |
| 代理商： | TLV1562CDW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
TLV1562
2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL
CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN
SLAS162 – SEPTEMBER 1998
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
sampling/conversion
All of the sampling, conversion, and data output in the device are started by a trigger. This trigger can be the
RD or CSTART signal depending on the mode of conversion and configuration. The falling edge of the RD signal
and the rising edge of the CSTART signal are extremely important since they are used to start the conversion.
These edges need to stay as close to the falling edges of the external clock, if they are used as SYSCLK. The
minimum setup time with respect to the rising edge of the external SYSCLK should be 5 ns minimum. When
the internal SYSCLK is used, this is not an issue, since these two edges start the internal clock automatically;
therefore, the setup time is always met.
USING EXTERNAL CLOCK
S/H Hold Time
ts(TRGL-ECLKH)
Conversion Starts
Next Sampling Starts
td(ECLKL-TRGL)
Conversion Starts
Next Sampling Starts
VIL
Sampling Period
VIH
VIL
VIH
VIL
VIH
EXTERNAL
SYSCLK
RD
CSTART
Figure 8. Conversion Trigger Timing – External Clock
USING INTERNAL CLOCK
td(TRGL-ICLKH)
S/H Hold Time
Conversion Starts
Next Sampling
Starts
Conversion Starts
Next Sampling Starts
VIH
VIL
VIH
VIL
VIH
VIL
RD
CSTART
INTERNAL
SYSCLK
INTERNAL
CLOCK STARTS
Figure 9. Conversion Trigger Timing – Internal Clock
相關PDF資料 |
PDF描述 |
|---|---|
| TLV1571CPW | 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS |
| TLV2252MFK | CARD READER FULL INSERT DBL TRK |
| TLV2252AMFK | Advanced LinCMOSE RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS |
| TLV2252AMJG | Advanced LinCMOSE RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS |
| TLV2252AMU | TRANS ARRAY PNP/PNP MINI-6 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV1562CDWR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLV1562CPW | 功能描述:模數(shù)轉換器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1562CPWG4 | 功能描述:模數(shù)轉換器 - ADC 10-Bit 2 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1562EVM | 制造商:Rochester Electronics LLC 功能描述:10- BIT A-D CONVERTER EVALUATION MODULE - Bulk 制造商:Texas Instruments 功能描述:10- BIT A-D CONVERTER EVALUATION MODULE - Bulk |
| TLV1562IDW | 功能描述:模數(shù)轉換器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。