參數(shù)資料
型號： TLV1571IDWRG4
廠商： TEXAS INSTRUMENTS INC
元件分類： ADC
英文描述： 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24
封裝： PLASTIC, SOP-24
文件頁數(shù)： 14/36頁
文件大?。?/td> 545K
代理商： TLV1571IDWRG4
TLV1571, TLV1578
2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,
PARALLEL ANALOG-TO-DIGITAL CONVERTERS
SLAS170D –MARCH 1999 – REVISED JULY 2000
21
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements, AVDD = DVDD = 5 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tc(CLK)
Cycle time CLK
DVDD = 4.5 V to 5.5 V
50
ns
tc(CLK)
Cycle time, CLK
DVDD = 2.7 V to 3.3 V
100
ns
t(sample)
Reset and sampling time
6
SYSCLK
Cycles
tc
Total conversion time
10
SYSCLK
Cycles
twL(EOC)
Pulse width, end of conversion, EOC
10
SYSCLK
Cycles
twL(INT)
Pulse width, interrupt
1
SYSCLK
Cycles
t(STARTOSC)
Start-up time, internal oscillator
100
ns
td(CSH_ CSTARTL)
Delay time, CS high to CSTART low
10
ns
ten(RDL DAV)
Enable time data out
DVDD = 5 V at 50 pF
20
ns
ten(RDL_DAV)
Enable time, data out
DVDD = 3 V at 50 pF
40
ns
tdis(RDH DAV)
Disable time data out
DVDD = 5 V at 50 pF
5
ns
tdis(RDH_DAV)
Disable time, data out
DVDD = 3 V at 50 pF
10
ns
tsu(CSL_WRL)
Setup time, CS to WR
5
ns
th(WRH_CSH)
Hold time, CS to WR
5
ns
tw(WR)
Pulse width, write
1
Clock
Period
tw(RD)
Pulse width, read
1
Clock
Period
tsu(DAV_WRH)
Setup time, data valid to WR
10
ns
th(WRH_DAV)
Hold time, data valid to WR
5
ns
tsu(CSL_RDL)
Setup time, CS to RD
5
ns
th(RDH_CSH)
Hold time, CS to RD
5
ns
th(WRL_EXTXLKH)
Hold time WR to clock high
5
ns
th(RDL_EXTCLKH)
Hold time RD to clock high
5
ns
th(CSTARTL_EXTCLKH)
Hold time CSTART to clock high
5
ns
tsu(WRH_EXTCLKH)
Setup time WR high to clock high
5
ns
tsu(RDH_EXTCLKH)
Setup time RD high to clock high
5
ns
tsu(CSTARTH_EXTCLKH)
Setup time CSTART high to clock high
5
ns
td(EXTCLK_CSTARTL)
Delay time clock low to CSTART low
5
ns
td(EOC_RDL)
Delay time, conversion end to RD
↓
5
ns
NOTE: Specifications subject to change without notice.
Data valid is denoted as DAV.
相關(guān)PDF資料
PDF描述
TLV1571CDWRG4 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24
TLV1572CD 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLV1572CDRG4 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLV1572ID 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLV1572CDG4 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV1571IPW 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10bit 1.2 MSPS PA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV1571IPWG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1-Ch 10-Bit 1.25MSPS 8-Ch DSP/SPI RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV1572 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V, 10-BIT, 1.25 MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER WITH AUTO-POWERDOWN
TLV1572CD 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10bit A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV1572CDG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 1.25 MSPS 1-Ch DSP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*