- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98249 > TLV1572CDRG4 (TEXAS INSTRUMENTS INC) 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV1572CDRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| 封裝： | GREEN, PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 15/15頁 |
| 文件大?。?/td> | 348K |
| 代理商： | TLV1572CDRG4 |
TLV1572
2.7 V TO 5.5 V, 10-BIT, 1.25 MSPS
SERIAL ANALOG-TO-DIGITAL CONVERTER WITH AUTO-POWERDOWN
SLAS171A – DECEMBER 1997– REVISED SEPTEMBER 1998
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
interfacing TLV1572 to TMS320 DSPs (continued)
The TLV1572 goes into auto-powerdown after the LSB is shifted out. The next FS pulls it out of auto-powerdown
as shown in Figure 5. If FS comes on the 16th bit, the next conversion cycle starts from the next rising edge
of SCLK allowing back to back conversions as shown in Figure 6. An FS high in the middle of a conversion cycle
resets the device and starts a new conversion cycle. Therefore variable-bit transfer is supported if FS appears
earlier.
CS can be pulled high asynchronously to put the device into 3-state and powerdown. CS can also be pulled low
asynchronously to start checking for FS on the falling edges of the clock.
12
3
4
5
6
7
16
0
LSB(N)
SCLK
CS
FS
DO
MSB
12
3
4
5
6
7
16
0
LSB(N+1)
MSB(N+1)
Autopower Down
Sampling
Conversion
Sample (N)
Sample (N+1)
(N)
6 Leading Zeros
Figure 5. DSP Application Timing (Intermittent Conversion)
12
3
4
5
6
7
16
0
SCLK
CS
FS
DO
MSB
12
3
4
5
6
7
16
0
LSB(N)
LSB(N+1)
Sampling
Conversion
Sample (N)
Sample (N+1)
(N)
6 Leading
Zeros
MSB(N+1)
Figure 6. DSP Application Timing (Continuous Conversion)
key points
1.
When CS goes low, if FS is low, it is in DSP mode. FS is sampled twice by a CS falling edge and again by
an internally delayed CS falling edge. Even if a glitch appears and one latch latches 1 and another latches
0, the device goes into DSP mode (
C mode requires both latches to latch 1). There is a hold time before
FS can go high again after the CS falling edge to ensure proper mode latching as detailed above. With CS
going low, DO is in 3-state and the device is in powerdown until a FS rising edge.
2.
The TLV1572 checks for FS at every falling edge of SCLK. If FS is detected high, the device goes into reset.
When FS goes low, the TLV1572 waits for the DSP to latch the first 0 bit.
3.
Sampling occurs from first falling edge of SCLK after FS going low until the rising edge when the 6th 0 bit
is sent out. Thereafter decisions are taken on the rising edges and data is sent out on the rising edges (1
bit delayed). The DSP samples on the falling edge of SCLK. Data is padded with 6 leading zeros.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV1572ID | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572CDG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572IDR | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572IDRG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572IDG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV1572EVM | 功能描述:EVALUATION MODULE FOR TLV1572 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| TLV1572ID | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10bit A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1572IDG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 1.25 MSPS 1-Ch DSP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1572IDR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 1.25 MSPS 1-Ch DSP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1572IDRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 1.25 MSPS 1-Ch DSP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。