- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385934 > TLV2543I (Texas Instruments, Inc.) 12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV2543I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS |
| 中文描述： | 12位模擬數(shù)字轉(zhuǎn)換器與串行控制和11個(gè)模擬輸入 |
| 文件頁數(shù)： | 6/24頁 |
| 文件大?。?/td> | 379K |
| 代理商： | TLV2543I |
TLV2543C, TLV2543I
12-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL AND 11 ANALOG INPUTS
SLAS096B – MARCH 1995 – REVISED OCTOBER 1995
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
data output length (continued)
With bits D3 and D2 set to 01, the 8-bit data-length mode is selected, which allows fast communication with 8-bit
serial interfaces. In the 8-bit mode, the result of the current conversion is output as an 8-bit serial-data stream
during the next I/O cycle. The current I/O cycle must be exactly 8 bits long to maintain synchronization, even
when this means corrupting the output data from the previous conversion. The four LSBs of the conversion
result are truncated and discarded. The current conversion is immediately started after the eighth falling edge
of the current I/O cycle.
Since D3 and D2 take effect on the current I/O cycle when the data length is programmed, there can be a conflict
with the previous cycle when the data-word length is changed from one cycle to the next. This may occur when
the data format is selected to be least significant bit first, since at the time the data length change becomes
effective (six rising edges of I/O CLOCK), the previous conversion result has already started shifting out.
In actual operation, when different data lengths are required within an application and the data length is changed
between two conversions, no more than one conversion result can be corrupted and only when it is shifted out
in LSB first format.
sampling period
During the sampling period, one of the analog inputs is internally connected to the capacitor array of the
converter to store the analog input signal. The converter starts sampling the selected input immediately after
the four address bits have been clocked into the input data register. Sampling starts on the fourth falling edge
of I/O CLOCK. The converter remains in the sampling mode until the eighth, twelfth, or sixteenth falling edge
of the I/O CLOCK depending on the data-length selection. After the EOC delay time from the last I/O CLOCK
falling edge, the EOC output goes low indicating that the sampling period is over and the conversion period has
begun. After EOC goes low, the analog input can be changed without affecting the conversion result. Since the
delay from the falling edge of the last I/O CLOCK to EOC low is fixed, time-varying analog input signals can be
digitized at a fixed rate without introducing systematic harmonic distortion or noise due to timing uncertainty.
After the 8-bit data stream has been clocked in, DATA INPUT should be held at a fixed digital level until EOC
goes high (indicating that the conversion is complete) to maximize the sampling accuracy and minimize the
influence of external digital noise.
data register, LSB first
D1 in the input data register (LSB first) controls the direction of the output binary data transfer. When D1 is set
to 0, the conversion result shifts out MSB first. When set to 1, the data shifts out LSB first. Selection of MSB
first or LSB first always affects the next I/O cycle and not the current I/O cycle. When changing from one data
direction to another, the current I/O cycle is never disrupted.
data register, bipolar format
D0 in the input data register controls the binary data format used to represent the conversion result. When D0
is set to 0, the conversion result is represented as unipolar (unsigned binary) data. Nominally, the conversion
result of an input voltage equal to V
ref–
is a code of all zeros (000 . . . 0), the conversion result of an input voltage
equal to V
ref+
is a code of all ones (111 . . . 1), and the conversion result of (V
ref +
+ V
ref–
)/2 is a code of a one
followed by zeros (100 . . . 0).
When D0 is set to 1, the conversion result is represented as bipolar data (signed binary). Nominally, conversion
of an input voltage equal to V
ref–
is a code of a 1 followed by zeros (100 . . . 0), conversion of an input voltage
equal to V
ref+
is a code of a 0 followed by all ones (011 . . . 1), and the conversion of (V
ref+
+ V
ref–
)/2 is a code
of all zeros (000 . . . 0). The MSB is interpreted as the sign bit. The bipolar data format is related to the unipolar
format in that the MSBs are always each other’s complement.
Selection of the unipolar or bipolar format always affects the current conversion cycle, and the result is output
during the next I/O cycle. When changing between unipolar and bipolar formats, the data output during the
current I/O cycle is not affected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV2544(中文) | 2.7V to 5.5V, 12-Bit, 200KSPS, 4 Channel, Low Power, Serial Analog-to-Digital Converters With Auto Power Down(2.7V-5.5V,12位,200KSPS,四通道,低功耗,自動(dòng)掉電的串行ADC) |
| TLV2548(中文) | 2.7V to 5.5V, 12-Bit, 200KSPS, 8 Channel, Low Power, Serial Analog-to-Digital Converters with Auto Power Down(2.7V-5.5V,12位,200KSPS,八通道,低功耗,自動(dòng)掉電的串行ADC) |
| TLV2544EVM | 12-BIT ADC EVALUATION MODULE(12位ADC評(píng)估板) |
| TLV2731Y | Advanced Lincmos Rail-to-Rail Output Wide-Input-Voltage Single OP AMP(先進(jìn)的LINCMOS滿量程輸出,低功耗單運(yùn)放) |
| TLV320AIC29IRGZ | STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV2543IDB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit ADC/3V RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2543IDBG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 66 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2543IDBR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 66 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2543IDBRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 66 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2543IDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit ADC w/11Chl RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。