- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98251 > TLV2543IDWG4 (TEXAS INSTRUMENTS INC) 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV2543IDWG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | GREEN, PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 553K |
| 代理商： | TLV2543IDWG4 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
TLV2543C, TLV2543I
12-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL AND 11 ANALOG INPUTS
SLAS096C – MARCH 1995 – REVISED JUNE 2000
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
operating characteristics over recommended operating free-air temperature range,
VCC = Vref+ = 3 V to 3.6 V, I/O CLOCK frequency = 4.1 MHz, (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
EL
Linearity error (see Note 6)
See Figure 2
±1
LSB
ED
Differential linearity error
See Figure 2
±1
LSB
EO
Offset error (see Note 7)
See Note 2 and
Figure 2
±1.5
LSB
EG
Gain error (see Note 7)
See Note 2 and
Figure 2
±1
LSB
ET
Total unadjusted error (see Note 8)
±1.75
LSB
DATA INPUT = 1011
2038
2048
2058
Self-test output code (see Table 3 and Note 9)
DATA INPUT = 1100
0
10
DATA INPUT = 1101
4075
4095
t(conv)
Conversion time
See Figures 10 – 15
8
10
s
tc
Total cycle time (access, sample, and conversion)
See Figures 10 – 15
and Note 10
10 + total
I/O CLOCK
periods +
td(I/O-EOC)
s
tacq
Channel acquisition time (sample)
See Figures 10 – 15
and Note 10
4
12
I/O
CLOCK
periods
tv
Valid time, DATA OUT remains valid after I/O CLOCK
↓
See Figure 7
10
ns
td(I/O-DATA)
Delay time, I/O CLOCK
↓ to DATA OUT valid
See Figure 7
250
ns
td(I/O-EOC)
Delay time, last I/O CLOCK
↓ to EOC↓
See Figure 8
1.5
2.2
s
td(EOC-DATA) Delay time, EOC↑ to DATA OUT (MSB / LSB)
See Figure 9
200
ns
tPZH, tPZL
Enable time, CS
↓ to DATA OUT (MSB/LSB driven)
See Figure 4
0.7
1.3
s
tPHZ, tPLZ
Disable time, CS
↑ to DATA OUT (high impedance)
See Figure 4
70
150
ns
tr(EOC)
Rise time, EOC
See Figure 9
15
50
ns
tf(EOC)
Fall time, EOC
See Figure 8
15
50
ns
tr(bus)
Rise time, data bus
See Figure 7
15
50
ns
tf(bus)
Fall time, data bus
See Figure 7
15
50
ns
td(I/O-CS)
Delay time, last I/O CLOCK
↓ to CS↓ to abort conversion
(see Note 11)
5
s
All typical values are at TA = 25°C.
NOTES:
2. Analog input voltages greater than that applied to REF + convert as all ones (111111111111), while input voltages less than that
applied to REF – convert as all zeros (000000000000).
6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
7. Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified
gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the
nominal midstep value at the offset point.
8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
9. Both the input address and the output codes are expressed in positive logic.
10. I/O CLOCK period = 1 /(I/O CLOCK frequency) (see Figure 7).
11. Any transitions of CS are recognized as valid only when the level is maintained for a setup time. CS must be taken low at
≤ 5 s
of the tenth I/O CLOCK falling edge to ensure that a conversion is aborted. Between 5
s and 10 s, the result is uncertain as to
whether the conversion is aborted or the conversion results are valid.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV2543CDBR | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2543IDBG4 | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2543CDWR | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2543IDWRG4 | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2543IN | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV2543IDWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 66 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2543IDWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 66 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2543IN | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit ADC w/11Chl RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2543INE4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 66 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2544CD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit 200KSPS SAR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。