參數(shù)資料
型號(hào): TLV2548MJ
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
封裝: CERDIP-20
文件頁(yè)數(shù): 6/47頁(yè)
文件大?。?/td> 764K
代理商: TLV2548MJ
TLV2544, TLV2548
2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
SLAS198A –FEBRUARY 1999– REVISED AUGUST 1999
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
conversion cycles (continued)
CS
CSTART
SDI
INT
EOC
SDO
Hi-Z
Select/Read
Cycle
Select/Read
Cycle
tsample
tconvert
Previous Conversion
Result
Previous Conversion
Result
FS
Hi-Z
This is one of the single shot commands. Conversion starts on next rising edge of CSTART.
Figure 9. Mode 00 Single Shot/Extended Sampling (FS signal used, FS pin connected to TMS320 DSP)
CS used as FS input
When interfacing with the TMS320 DSP using conversion mode 00, the FSR signal from the DSP may be
connected to the CS input if this is the only device on the serial port. This will save one output pin from the DSP.
Output data is made available on the rising edge of SCLK and input data is latched on the rising edge of SCLK
in this case.
modes using the FIFO: modes 01, 10, 11 timing
Modes 01, 10, and 11 timing are very similar except for how and when the FIFO is read, how the device is
configured, and how channel(s) are selected.
Mode 01 (repeat mode) requires a two-cycle configuration where the first one sets the mode and the second
one selects the channel. Once the FIFO is filled up to the threshold programmed, it has the option to either read
the FIFO or configure for other modes. Therefore, the sequence is either configure: select : triggered
conversions : FIFO read : select : triggered conversions : FIFO read or configure : select : triggered conversions
: configure : .... Each configure clears the FIFO and the action that follows the configure command depends on
the mode setting of the device.
相關(guān)PDF資料
PDF描述
5962-9957601Q2A SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20
5962-9957601QPA SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8
TLV5638CDR SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
TLV5638CD SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
TLV5638QD SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV2548MPWREP 功能描述:模數(shù)轉(zhuǎn)換器 - ADC EP 2B 200 KSPS ADC Ser. Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV2548QDW 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12 Bit 200 kSPS Lo Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV2548QDWG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Auto Cat 12B 200 kSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV2548QDWR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12 Bit 200 kSPS Lo Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV2548QDWRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Auto Cat 12B 200 kSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32