- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371187 > TLV320AIC21C (Texas Instruments, Inc.) Layout and Grounding Guidelines for TLV320AIC2x PDF資料下載
參數(shù)資料
| 型號： | TLV320AIC21C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Layout and Grounding Guidelines for TLV320AIC2x |
| 中文描述： | 為TLV320AIC2x布局和接地指南 |
| 文件頁數(shù)： | 16/46頁 |
| 文件大?。?/td> | 452K |
| 代理商： | TLV320AIC21C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
SLAS428 AUGUST 2004
www.ti.com
16
AUDIO DATA CONVERTERS
The ’DAC26 has a stereo audio DAC. The DAC can operate with a maximum sampling rate of 53 kHz and support all audio
standard rates of 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, and 48 kHz. By utilizing the
flexible clock generation capability and internal programmable interpolation, a wide variety of sampling rates up to 53 kHz
can be obtained from many possible MCLK inputs.
When the DAC is operating, the ’DAC26 requires an applied audio MCLK input
.
The user should also set
bit D13/REG06H/Page2 to indicate which Fsref rate is being used.
Typical audio DACs can suffer from poor out-of-band noise performance when operated at low sampling rates, such as
8 kHz or 11.025 kHz. The ’DAC26 includes programmable interpolation circuitry to provide improved audio performance
at such low sampling rates, by first upsampling low-rate data to a higher rate, filtering to reduce audible images, and then
passing the data to the internal DAC, which is actually operating at the Fsref rate. This programmable interpolation is
determined using bit D5D3/REG00H/Page2.
For example, if playback of 11.025-kHz data is required, the ’DAC26 can be configured such that Fsref = 44.1 kHz. Then
using bit D5D3/REG00H/Page2, the DAC sampling rate (Fs) can be set to Fsref/4, or Fs = 11.025 kHz. In operation, the
11.025-kHz digital input data is received by the ’DAC26, upsampled to 44.1 kHz, and filtered for images. It is then provided
to the audio DAC operating at 44.1 kHz for playback. In reality, the audio DAC further upsamples the 44.1 kHz data by a
ratio of 128x and performs extensive interpolation filtering and processing on this data before conversion to a stereo analog
output signal.
PLL
The ’DAC26 has an on-chip PLL to generate the needed internal DAC operational clocks from a wide variety of clocks
available in the system. The PLL supports an MCLK varying from 2 MHz to 50 MHz and is register programmable to enable
generation of required sampling rates with fine precision.
DAC sampling rates are given by
DAC_FS = Fsref/N1
where, Fsref must fall between 39 kHz and 53 kHz, and N1, N2 =1, 1.5, 2, 3, 4, 5, 5.5, 6 are register programmable.
The PLL can be enabled or disabled using register programming.
When PLL is disabled
Fsref
MCLK
128
Q
Q = 2, 3
…
17
In this mode, the MCLK can operate up to 50 MHz, and Fsref should fall within 39 kHz to 53 kHz.
When PLL is enabled
Fsref
MCLK
2048
K
P
P = 1, 2, 3,
…
, 8
K = J.D
J = 1, 2, 3,
…
.,64
D = 0, 1, 2,
…
, 9999
P, J, and D are register programmable, where J is an integer part of K before the decimal point, and D is a four-digit fractional
part of K after the decimal point, including lagging zeros.
Examples:
If K = 8.5, Then J = 8, D = 5000
If K = 7.12, Then J = 7, D = 1200
If K = 7.012, Then J = 7, D = 120
The PLL is programmed through Registers 1BH and 1CH of Page2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC21I | Layout and Grounding Guidelines for TLV320AIC2x |
| TLV320AIC25I | Layout and Grounding Guidelines for TLV320AIC2x |
| TLV320AIC11PFB | Labels; External Height:0.275"; External Width:1"; Label Material:Metalized Polyester |
| TLV320AIC27PFB | STEREO AUDIO CODEC |
| TMPR28051-3-SL5 | Paired Cable; Number of Conductors:12; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyolefin; Number of Pairs:6; Impedance:100ohm; Voltage Nom.:300V RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC21CPFB | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21CPFBG4 | 功能描述:接口—CODEC 64 x 18 3.3-V Synch FIFO Memory RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21CPFBR | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21CPFBRG4 | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21EVM | 功能描述:EVAL MOD FOR TLV5614/10/30 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。