- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385934 > TLV320AIC29IRGZ (Texas Instruments, Inc.) STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320AIC29IRGZ |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
| 中文描述： | STWREO音頻編解碼器集成耳機(jī)和音箱放大器 |
| 文件頁數(shù)： | 30/85頁 |
| 文件大?。?/td> | 1007K |
| 代理商： | TLV320AIC29IRGZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
SLAS494A DECEMBER 2005 REVISED JANUARY 2006
www.ti.com
30
For the cap interface, this feature can be disabled by setting bit D0 of control register 20H/page 2. In the case
of the cap-less interface, VGND short circuit protection must also be disabled, which can be achieved by setting
bit D4 of control register 21H/page 2.
The AIC29 implements a pop reduction scheme to reduce audible artifacts during powerup and powerdown of
headphone drivers. The scheme can be controlled by programming bits D5 and D4 of control register 25H/page
2. By default, the driver pop reduction scheme is enabled and can be disabled by programming bit D5 of control
register 25H/page 2 to
1
. When this scheme is enabled and the virtual ground connection is not used (VGND
amplifier is powered down), the audio output driver slowly charges up any external ac-coupling capacitors to
reduce audible artifacts. Bit D4 of control register 25H/page 2 provides control of the charging time for the
ac-coupling capacitor as either 0.8 sec or 4 sec. When the virtual ground amplifier is powered up and used, the
external ac-coupling capacitor is eliminated, and the powerup time becomes 1 ms. This scheme takes effect
whenever any of the headphone drivers are powered up.
Speaker Driver
The AIC29 has an integrated speaker driver (OUT8POUT8N) capable of driving an 8
differential load. The
speaker driver, powered directly from the battery supply (3.5 V to 4.2 V) on the BVDD pin can deliver 400 mW
at 3.9 V supply. It allows connecting one or both DAC channel to speaker driver. The AIC29 also has a short
circuit protection feature for the speaker driver which can be enabled by setting bit D5 of control register
21H/page 2.
Receiver Driver
The AIC29 includes a receiver driver (SPK1OUT32N), which can drive a 32
differential load. It is capable
of delivering 82 mW into a 32
load. The AIC29 does not allow both the receiver driver and headphone
drivers to be turned on at the same time. Also, when the receiver driver is being used, the headphone driver
load must be disconnected.
Simultaneous DAC Playback to Headphone and Speaker Outputs
A limitation of the TLV320AIC29 was that the audio DAC output could not be routed to the headphone
(SPK1/SPK2) and speaker (OUT8P/N) outputs at the same time. The TLV320AIC29 alleviates this restriction
by using the BUZZ_IN PGA to route the SPK1 and SPK2 signals to the OUT8P/N drivers (bits D7 and D6,
Register 25h, page 2). The BUZZ_IN PGA allows independent volume control of the headphone and speaker
output.
Headset Interface
The AIC29 supports all standard headset interfaces. It is capable of interfacing with 3-wire stereo headset,
3-wire cellular headset and 4-wire stereo-cellular headsets. It supports both capacitor-coupled (cap) and
capacitor-less (capless) interface for headset through software programming.
Capless Interface
Figure 22 shows the connection diagram to the AIC29 for capless interface. VGND acts as a ground of
headset jack. Voltage at VGND is 1.5 V and MICBIAS_HED voltage is programmed to 3.3 V. With this, the
voltage across microphone is configured to be 1.8 V. In order to minimize the effect of routing resistance on
VGND inside the device and on the printed circuit board (PCB), SPKFC should be shorted to VGND at the
jack. This reduces crosstalk from speaker to microphone because of common ground as VGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV3704-Q1 | FAMILY OF NANNOPOWER PUSH=PULL OUTPUT COMPARATORS |
| TLV431(中文) | Low-Voltage Adjustable Precision Shunt Regulator(低壓差可調(diào)精密分流穩(wěn)壓器) |
| TLV5510(中文) | 2.7V TO 3.6V High-Speed Low Power Reconfigurable Parallel ADC(2.7V至3.6V,單通道,8位,10MSPS并行ADC) |
| TLV5604(中文) | 2.7V TO 5.5V 10-Bit DAC With Serial Power Down(具有掉電功能的2.7V至5.5V,10位串行3微秒四路DAC) |
| TLV5610EVM | TLV5610 Evaluation Module(TLC5610評(píng)估板) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC29IRGZR | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC29IRGZRG4 | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC29IRGZT | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC29IRGZTG4 | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3004IRHBR | 制造商:Texas Instruments 功能描述:TISTLV320AIC3004IRHBR LOW-POWER STEREO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。