參數(shù)資料
型號(hào): TLV320AIC3253IYZKR
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, BGA25
封裝: 2.70 X 2.70 MM, LEAD FREE, WCSP-25
文件頁(yè)數(shù): 32/35頁(yè)
文件大?。?/td> 738K
代理商: TLV320AIC3253IYZKR
SLOS631 – MARCH 2010
www.ti.com
Electrical Characteristics
Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1)
VALUE
UNIT
AVdd to AVss
–0.3 to 2.2
V
DVdd to DVss
–0.3 to 2.2
V
IOVDD to IOVSS
–0.3 to 3.9
V
LDOIN to AVss
–0.3 to 3.9
V
Digital Input voltage
–0.3 to IOVDD + 0.3
V
Analog input voltage
–0.3 to AVdd + 0.3
V
Operating temperature range
–40 to 85
°C
Storage temperature range
–55 to 125
°C
Junction temperature (TJ Max)
105
°C
S-XBGA NanoFree
Power dissipation
(TJ Max – TA)/ qJA
W
package (YZK)
qJA Thermal impedance
48
C/W
(1)
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating
conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Recommended Operating Conditions
MIN NOM
MAX
UNIT
LDOIN(1)
Power Supply Voltage Range
Referenced to AVss(2)
1.9
3.6
V
AVdd
1.5
1.8
1.95
IOVDD
Referenced to IOVSS(2)
1.1
3.6
DVdd
Referenced to DVss(2)
1.65
1.8
1.95
DVdd(3)
1.26
1.8
1.95
PLL Input Frequency
Clock divider uses fractional divide
10
20
MHz
(D > 0), P=1, DVdd ≥ 1.65V (See table in SLAU303,
Maximum TLV320AIC3253 Clock Frequencies)
Clock divider uses integer divide
0.512
20
MHz
(D = 0), P=1, DVdd ≥ 1.65V (Refer to table in
SLAU303, Maximum TLV320AIC3253 Clock
Frequencies)
MCLK
Master Clock Frequency
MCLK; Master Clock Frequency; DVdd ≥ 1.65V
50
MHz
SCL
SCL Clock Frequency
400
kHz
HPL,
Stereo headphone output load
Single-ended configuration
14.4
16
HPR
resistance
Headphone output load resistance
Differential configuration
24.4
32
CLout
Digital output load capacitance
10
pF
Cref
Reference decoupling capacitor (4)
1
10
F
(1)
Minimum spec applies if LDO is used. Minimum is 1.5V if LDO is not enabled. Using the LDO below 1.9V degrades LDO performance.
(2)
All grounds on board are tied together, so they should not differ in voltage by more than 0.2V max, for any combination of ground
signals.
(3)
At DVdd values lower than 1.65V, the PLL does not function. Please see table in SLAU303, Maximum TLV320AIC3253 Clock
Frequencies for details on maximum clock frequencies.
(4)
For Cref< 10F, performance may decrease. Electrical characteristics are based on Cref=10F.
6
Copyright 2010, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC3253
相關(guān)PDF資料
PDF描述
TLV320AIC3253IYZKT SPECIALTY CONSUMER CIRCUIT, BGA25
TLV320AIC32IRHBG4 SPECIALTY CONSUMER CIRCUIT, PQCC32
TLV320AIC32IRHBR SPECIALTY CONSUMER CIRCUIT, PQCC32
TLV320AIC32IRHBRG4 SPECIALTY CONSUMER CIRCUIT, PQCC32
TLV320AIC32IRHBT SPECIALTY CONSUMER CIRCUIT, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC3253IYZKT 功能描述:接口—CODEC Ultra Low Pwr Stereo Audio Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC3254 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power Stereo Audio Codec With Embedded miniDSP
TLV320AIC3254_09 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power Stereo Audio Codec With Embedded miniDSP
TLV320AIC3254EVM-K 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3254EVM-K Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3254EVM-U 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3254 USB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V