參數(shù)資料
型號: TLV5580CPWG4
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: GREEN, PLASTIC, TSSOP-28
文件頁數(shù): 13/36頁
文件大小: 478K
代理商: TLV5580CPWG4
TLV5580
8BIT, 80 MSPS LOW POWER A/D CONVERTER
SLAS205B DECEMBER 1998 REVISED OCTOBER 2003
www.ti.com
20
TLV5580 EVALUATION MODULE
TLV5580 EVM SETTINGS
CLOCK INPUT SETTINGS
REFERENCE
DESIGNATOR
FUNCTION
W1
Clock selection switch
12 J11: clock from pin1 on J11 connector
23 J9: clock from J9 SMA connector
W2
Clock source switch
J XTL: clock from onboard crystal oscillator
j CLK: clock from pin 1 on J11 connector (if W1/12) or J9 SMA connector (if W1/23)
NOTE: If set to XTL and a XTL oscillator is populated, no clock signal should be applied to J9 or J11, depending on the W1
setting.
W3
Clock output switch
12 Rising: clock output on J11 connector is the same phase as the clock to the digital output buffer. Data changes on rising
CLK edge.
23 Falling: clock output on J11 connector is the opposite phase as the digital output buffer. Data changes on falling CLK edge.
REFERENCE SETTINGS
REFERENCE
DESIGNATOR
FUNCTION
SW1
REFT external/internal switch
Jj REFT internal: REFT from TLV5580 internal reference
jJ REFT external: REFT from onboard voltage reference circuit
SW2
REFB external/internal switch
Jj REFB internal: REFB from TLV5580 internal reference
jJ REFB external: REFB from onboard voltage reference circuit
CONTROL SETTINGS
REFERENCE
DESIGNATOR
FUNCTION
W4
TLV5580 and digital output buffer output enable control (1)
J 5580-574 OE-connected: Connects OEs of TLV5580 and digital output buffer (574 buffer). Use this when no board-external
OE is used. In addition, close W5 to have both OEs permanently enabled.
j 5580-574OE-disconnected: Disconnects OEs of TLV5580 and digital output buffer (574 buffer). The OE for the output buffer
needs to be pulled low from pin 5 on J11 connector to enable. The OE for TLV5580 is independently controlled from pin 7 on
J11 connector (W5 open) or is permanently enabled if W5 is closed.
W5
TLV5580 and digital output buffer output enable control (2)
J 5580 OE to GND: Connects OEs of TLV5580 to GND. Additionally connects OE of 74ALS574 to GND if W4 is 5580-574
OE-connected.
j 5580 OE external: Enables control of OE of TLV5580 via pin 7 on J11 connector. When taken high (internal pulldown) the
output can be disabled.
W6
TLV5580 STDBY control
J Stdby: STDBY is active (high).
j Active: STDBY is low, via internal pulldown. STDBY can be taken high from pin 9 on J11 connector to enable standby mode.
相關(guān)PDF資料
PDF描述
TLV5590ED 1-CH 2-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO14
TLV5590EDR 1-CH 2-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO14
TLV5592ED 1-CH 2-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO14
TLV5604CDR SERIAL INPUT LOADING, 8.5 us SETTLING TIME, 10-BIT DAC, PDSO16
TLV5604CD SERIAL INPUT LOADING, 8.5 us SETTLING TIME, 10-BIT DAC, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV5580CPWR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV5580CPWRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV5580DW 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 80 MSPS LOW-POWER A/D CONVERTER
TLV5580EVM 制造商:Texas Instruments 功能描述:EVAL BD FOR TLV5580 8BIT 80 MSPS HIGH-SPEED A/D CNVRTR - Bulk
TLV5580IDW 功能描述:模數(shù)轉(zhuǎn)換器 - ADC _ RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32