- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98260 > TLV5626IDR (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 2.8 us SETTLING TIME, 8-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | TLV5626IDR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 2.8 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| 封裝： | PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 3/19頁 |
| 文件大?。?/td> | 424K |
| 代理商： | TLV5626IDR |
TLV5626
2.7-V TO 5.5-V LOW-POWER DUAL 8-BIT DIGITAL-TO-ANALOG
CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN
SLAS236A –JUNE 1999 – REVISED JUNE 2000
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
Notes on SPI
and Microwire: Before the controller starts the data transfer, the software has to generate a
falling edge on the I/O pin connected to CS. If the word width is 8 bits (SPI
and Microwire), two write
operations must be performed to program the TLV5626. After the write operation(s), the holding registers or the
control register are updated automatically on the 16th positive clock edge.
serial clock frequency and update rate
The maximum serial clock frequency is given by:
f
sclkmax +
1
t
whmin ) twlmin
+ 20 MHz
The maximum update rate is:
f
updatemax +
1
16 t
whmin ) twlmin
+ 1.25 MHz
The maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5626
has to be considered, too.
data format
The 16-bit data word for the TLV5626 consists of two parts:
D Program bits
(D15..D12)
D New data
(D11..D0)
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
R1
SPD
PWR
R0
12 Data bits
SPD: Speed control bit
1
→ fast mode
0
→ slow mode
PWR: Power control bit
1
→ power down
0
→ normal operation
The following table lists the possible combination of the register select bits:
register select bits
R1
R0
REGISTER
0
Write data to DAC B and BUFFER
0
1
Write data to BUFFER
1
0
Write data to DAC A and update DAC B with BUFFER content
1
Write data to control register
The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected,
then the 12 data bits determine the new DAC value:
data bits: DAC A, DAC B and BUFFER
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
New DAC Value
0
If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5626IDRG4 | SERIAL INPUT LOADING, 2.8 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5626CDG4 | SERIAL INPUT LOADING, 2.8 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5626IDG4 | SERIAL INPUT LOADING, 2.8 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5626CDRG4 | SERIAL INPUT LOADING, 2.8 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5626CDR | SERIAL INPUT LOADING, 2.8 us SETTLING TIME, 8-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5626IDRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1 us Dual DAC Serial Input RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5627 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V 8-BIT 4-CHANNEL DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5627C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V 8-BIT 4-CHANNEL DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5627CD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8bit Quad Serial RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5627CDG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 3us Quad DAC Serial Input RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。