參數(shù)資料
型號(hào)： TLV5638CD
廠商： TEXAS INSTRUMENTS INC
元件分類： DAC
英文描述： SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
封裝： GREEN, PLASTIC, MS-012AA, SOIC-8
文件頁(yè)數(shù)： 20/23頁(yè)
文件大?。?/td> 531K
代理商： TLV5638CD
www.ti.com
ELECTRICAL CHARACTERISTICS (Continued)
DIGITAL INPUT TIMING REQUIREMENTS
PARAMETER MEASURMENT INFORMATION
twL
SCLK
CS
DIN
D15
D14
D13
D12
D1
D0
X
1
X
2
3
4
5 15
16
X
twH
tsu(D)
th(D)
tsu(CS-CK)
tsu(C16-CS)
TLV5638
SLAS225C – JUNE 1999 – REVISED JANUARY 2004
over recommended operating conditions, V
ref = 2.048 V, Vref= 1.024 V (unless otherwise noted)
ANALOG OUTPUT DYNAMIC PERFORMANCE
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Fast
1
3
ts(FS)
Output settling time, full scale
RL = 10 k, CL = 100 pF, See(1)
s
Slow
3.5
7
Fast
0.5
1.5
ts(CC)
Output settling time, code to code
RL = 10 k, CL = 100 pF, See (2)
s
Slow
1
2
Fast
12
SR
Slew rate
RL = 10 k, CL = 100 pF, See (3)
V/s
Slow
1.8
Glitch energy
DIN = 0 to 1, FCLK = 100 kHz, CS = VDD
5
nV-s
SNR
Signal-to-noise ratio
69
74
S/(N+D) Signal-to-noise + distortion
58
67
fs = 480 kSPS, fout = 1 kHz, RL = 10 k,
dB
CL = 100 pF
THD
Total harmonic distortion
69
57
Spurious free dynamic range
57
72
(1)
Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of
0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.
(2)
Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of
one count. Not tested, assured by design.
(3)
Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.
MIN
NOM
MAX
UNIT
tsu(CS-CK)
Setup time, CS low before first negative SCLK edge
10
ns
tsu(C16-CS)
Setup time, 16th negative SCLK edge (when D0 is sampled) before CS rising edge
10
ns
twH
SCLK pulse width high
25
ns
twL
SCLK pulse width low
25
ns
tsu(D)
Setup time, data ready before SCLK falling edge
10
ns
th(D)
Hold time, data held valid after SCLK falling edge
5
ns
Figure 1. Timing Diagram
6
相關(guān)PDF資料
PDF描述
TLV5638QD SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
TLV5638QDRG4 SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
TLV5638MFKB SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20
TLV5638MJGB SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8
TLV5638CDRG4 SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV5638CDG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5-V Low Power Dual 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5638CDR 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5-V Low Power Dual 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5638CDRG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5-V Low Power Dual 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5638D 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN
TLV5638-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Controlled Baseline One Assembly/Test Site, One Fabrication Site
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*