- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67344 > TLV5638CDG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5638CDG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| 封裝： | GREEN, PLASTIC, MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 4/23頁 |
| 文件大?。?/td> | 531K |
| 代理商： | TLV5638CDG4 |
www.ti.com
EXAMPLES OF OPERATION:
TLV5638
SLAS225C – JUNE 1999 – REVISED JANUARY 2004
1. Set DAC A output, select fast mode, select internal reference at 2.048 V:
a.
Set reference voltage to 2.048 V (CONTROL register)
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1
0
1
0
1
0
b.
Write new DAC A value and update DAC A output:
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1
0
New DAC A output value
The DAC A output is updated on the rising clock edge after D0 is sampled.
To output data consecutively using the same DAC configuration, it is not necessary to program the
CONTROL register again.
2. Set DAC B output, select fast mode, select external reference:
a.
Select external reference (CONTROL register):
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1
0
1
0
b.
Write new DAC B value to BUFFER and update DAC B output:
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
New BUFFER content and DAC B output value
The DAC A output is updated on the rising clock edge after D0 is sampled.
To output data consecutively using the same DAC configuration, it is not necessary to program the
CONTROL register again.
3. Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference
at 1.024 V:
a.
Set reference voltage to 1.024 V (CONTROL register)
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1
0
1
0
1
b.
Write data for DAC B to BUFFER:
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
1
New DAC B value
c.
Write new DAC A value and update DAC A and B simultaneously:
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1
0
New DAC A value
Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.
To output data consecutively using the same DAC configuration, it is not necessary to program the
CONTROL register again.
1. Set power-down mode:
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
1
X
X = Don't care
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5638IDG4 | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638MJG | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8 |
| TLV5638IDR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638MFK | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20 |
| TLV5638ID | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5638CDR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5-V Low Power Dual 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5638CDRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5-V Low Power Dual 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5638D | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN |
| TLV5638-EP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Controlled Baseline One Assembly/Test Site, One Fabrication Site |
| TLV5638FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。