- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98262 > TLV5639QDWR (TEXAS INSTRUMENTS INC) PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5639QDWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁(yè)數(shù)： | 19/22頁(yè) |
| 文件大小： | 445K |
| 代理商： | TLV5639QDWR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
www.ti.com
OPERATING CHARACTERISTICS
DIGITAL INPUT TIMING REQUIREMENTS
TLV5639C
TLV5639I
SLAS189C – MARCH 1999 – REVISED JANUARY 2004
over recommended operating free-air temperature range, V
ref = 2.048 V, and Vref = 1.024 V, (unless otherwise noted)
ANALOG OUTPUT DYNAMIC PERFORMANCE
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Fast
1
3
Output settling time, full
RL = 10 k, CL = 100 pF,
ts(FS)
s
scale
see note (1)
Slow
3.5
7
Fast
0.5
1.5
Output settling time, code
RL = 10 k, CL = 100 pF,
ts(CC)
s
to code
see note (2)
Slow
1
2
Fast
6
10
RL = 10 k, CL = 100 pF,
SR
Slew rate
V/s
see note (3)
Slow
1.2
1.7
Glitch energy
DIN = 0 to 1, fCLK = 100 kHz, CS = VDD
5
nV-S
SNR
Signal-to-noise ratio
73
78
SINAD
Signal-to-noise + distortion
61
67
fs = 480 kSPS,
fout = 1 kHz,
fB = 20 kHz,
dB
THD
Total harmonic distortion
69
62
RL = 10 k,
CL = 100 pF
Spurious free dynamic
SFDR
63
74
range
(1)
Settling time is the time for the output signal to remain within
±0.5 LSB of the final measured value for a digital input code change of
0x020 to 0xFDF or 0xFDF to 0x020.
(2)
Settling time is the time for the output signal to remain within
± 0.5 LSB of the final measured value for a digital input code change of
one count.
(3)
Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.
MIN
NOM
MAX
UNIT
tsu(CS-WE)
Setup time, CS low before negative WE edge
15
ns
tsu(D)
Setup time, data ready before positive WE edge
10
ns
tsu(R)
Setup time, REG ready before positive WE edge
20
ns
th(DR)
Hold time, data and REG held valid after positive WE edge
5
ns
tsu(WE-LD)
Setup time, positive WE edge before LDAC low
5
ns
twH(WE)
Pulse duration, WE high
20
ns
tw(LD)
Pulse duration, LDAC low
23
ns
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5639QDWREP | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV571IDWRG4 | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV571IDWR | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV571IPWR | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV571IDWG4 | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV571 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER |
| TLV571_06 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER |
| TLV571_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER |
| TLV571CDW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLV571CPW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。