- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98264 > TMC1175AB2F20 (FAIRCHILD SEMICONDUCTOR CORP) 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP24 PDF資料下載
參數(shù)資料
| 型號： | TMC1175AB2F20 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP24 |
| 封裝： | CERAMIC, DIP-24 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 427K |
| 代理商： | TMC1175AB2F20 |
PRODUCT SPECIFICATION
TMC1175A
REV. 1.3.3 2/28/02
3
Table 1. Output Coding
Note:
1. LSB = (RT – RB) / 255
Digital Inputs and Outputs
Sampling of the applied input signal takes place on the fall-
ing edge of the CONV signal (Figure 2). The output word is
delayed by 2 1/2 CONV cycles. It is then available after the
rising edge of CONV. The previous data on the output
Input Voltage
Output
RT + 1 LSB
FF
RT
FF
RT – 1 LSB
FE
RB + 128 LSB
80
RB + 127 LSB
7F
RB + 1 LSB
01
RB
00
RB – 1 LSB
00
remain valid for tHO (Output Hold Time), satisfying any
hold time requirement of the receiving circuit. The new data
become valid tDO (Output Delay Time) after this rising edge
of CONV.
The outputs of the TMC1175A are CMOS- and TTL-com-
patible, and are capable of driving four low-power Schottky
TTL (54/74LS) loads. An Output Enable control, OE, places
the outputs in a high-impedance state when HIGH. The out-
puts are enabled when OE is LOW.
Power and Ground
To minimize noise injection into the analog section, VDDA
may be connected to a separate regulated +5 volt supply.
VDDD may be connected to a digital supply. Power up
sequence is immaterial. Latch-up will not occur.
AGND and DGND pins should be connected to a common
ground plane. For optimum performance treat analog and
digital PWB traces as transmission lines. Route analog
connections cleanly to the TMC1175A. Segregate digital
connections and if necessary terminate clocks to eliminate
ringing. Prevent digital returm currents from owing across
analog input sections of the TMC1175A.
Figure 2. Conversion Timing
CONV
D7-0
ORP
ORN
OE
VIN
24455A
Data N–3
Data N–2
Data N–1
Data N
tSTO
tPWL
tHO
tDIS
tENA
tDO
tPWH
1/fS
Hi-Z
Sample N
Sample N+1
Sample N+2
Sample N+3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC1175AC3F20 | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS |
| TMC1175AN2B20 | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP24 |
| TMC1175AN2B30 | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP24 |
| TMC1175AN2C50 | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP24 |
| TMC1175AM7C50 | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC1175AC3F20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMC1175AM7C20 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Mixed Signal FG RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TMC1175AM7C20_Q | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Mixed Signal FG RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TMC1175AM7C20T | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 8Bit Video Converter 20MSPS a/D RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TMC1175AM7C30 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 8Bit Video Converter 3MSPS a/D RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。