- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384014 > TMC2490A (Fairchild Semiconductor Corporation) Multistandard Digital Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | TMC2490A |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Multistandard Digital Video Encoder |
| 中文描述： | 多標(biāo)準(zhǔn)數(shù)字視頻編碼器 |
| 文件頁數(shù)： | 2/36頁 |
| 文件大小： | 510K |
| 代理商： | TMC2490A |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
TMC2490A
PRODUCT SPECIFICATION
2
REV. 1.0.2 2/27/02
Functional Description
The TMC2490A is a fully-integrated digital video encoder
with simultaneous composite and Y/C (S-Video) outputs,
compatible with NTSC, NTSC-EIA, and all PAL television
standards.
Digital component video is accepted at the PD port in 8-bit
parallel CCIR-601/656 format. It is demultiplexed into
luminance and chrominance components. The chrominance
components modulate a digitally synthesized subcarrier.
The luminance and chrominance signals are then separately
interpolated to twice the input pixel rate and converted to
analog signals by 10-bit D/A converters. They are also
digitally combined and the resulting composite signal is
output by a third 10-bit D/A converter.
The TMC2490A operates from a single clock at 27 MHz,
twice the system pixel rate. Programmable control registers
allow software control of subcarrier frequency and phase
parameters. Incoming YC
B
C
R
lated to YC
B
C
R
444 format for encoding.
422 digital video is interpo-
Internal control registers can be accessed over a standard
8-bit parallel microprocessor port or a 2-pin (clock and data)
serial port.
Sync Generator
The TMC2490A operates in master or slave mode. In slave
mode, it extracts its horizontal and vertical sync timing and
field information from the CCIR-656 SAV (Start of Active
Video) and EAV (End of Active Video) signal in the incom-
ing data stream. In master mode, it generates a 13.5 MHz
timebase and sends line and field synchronizing signals to
the host system.
Horizontal and vertical synchronization pulses in the analog
output are digitally generated by the TMC2490A with con-
trolled rise and fall times on all sync edges, the beginning
and end of active video, and the burst envelope.
Figure 1. Pixel Data Format
Chroma Modulator
A digital subcarrier synthesizer generates the reference for
a quadrature modulator, producing a digital chrominance
signal. The chroma bandwidth may be programmed to
650 kHz or 1.3 MHz.
Interpolation Filters
Interpolation filters on the luminance and chrominance
signals double the pixel rate to 27Mpps before D/A conver-
sion. This low-pass filtering and oversampling process
reduces sin(x)/x roll-off, and greatly simplifies the analog
reconstruction filter required after the D/A converters.
D/A Converters
Analog outputs of the TMC2490A are driven by three 10-bit
D/A converters, The outputs drive standard video levels into
37.5 or 75 Ohm loads. An internal voltage reference is used
to provide reference current for the D/A converters. An
external fixed or variable voltage reference source can also
be used. The video signal levels from the TMC2490A may
be adjusted to overcome the insertion loss of analog low-pass
output filters by varying R
REF
or V
REF
.
Parallel and Serial Microprocessor Interfaces
The parallel microprocessor interface employs 11 pins.
These are shared with the serial interface. A single pin, SER,
selects between the two interface modes.
In parallel interface mode, one address pin is decoded to
enable access to the internal control register and its pointer.
Controls are reached by loading a desired address through
the 8-bit D
7-0
port, followed by the desired data (read or
write) for that address. The control register address pointer
auto-increments to address 22h and then remains there.
A 2-line serial interface is also provided on the TMC2490A
for initialization and control. The same set of registers
accessed by the parallel port is available to the serial port.
The RESET pin sets all internal state machines and control
registers to their initialized conditions, disables the analog
outputs, and places the encoder in a reset mode. At the rising
edge of RESET, the encoder is automatically initialized in
NTSC-M format.
MSB
PD
LSB
PD
7
C
B
(n)
0
PD
7
Y (n)
PD
0
PD
7
C
R
(n)
PD
0
PD
7
Y (n+1)
PD
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC2490AR2C | Multistandard Digital Video Encoder |
| TMC2490 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC2491A | Multistandard Digital Video Encoder(多標(biāo)準(zhǔn)數(shù)字視頻編碼器) |
| TMCREOJ156KTR | Low ESR Tantalum Chip Capacitors |
| TMCR | Low ESR Tantalum Chip Capacitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC2490AR2C | 功能描述:視頻 IC Dig Video Decoder Multistandard RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC2490AR2CT | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC249A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with sensorless stall detection, protection / diagnostics and SPI Interface |
| TMC249-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with Sensorless Stall D e t e c t i o n ,P rotection / Diagnosis and SPI Interface |
| TMC249A-LA | 制造商:Trinamic 功能描述:IC BRIDGE DRIVER SPI/ANLG 32QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。