參數(shù)資料
型號: TMP86PM47AUG_07
廠商: Toshiba Corporation
英文描述: Zener Diode; Application: General; Pd (mW): 500; Vz (V): 5.6 to 5.9; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
中文描述: 8位微控制器
文件頁數(shù): 72/170頁
文件大?。?/td> 1513K
代理商: TMP86PM47AUG_07
Page 62
7. Watchdog Timer (WDT)
7.3 Address Trap
TMP86PM47AUG
7.3
Address Trap
The Watchdog Timer Control Register 1 and 2 share the addresses with the control registers to generate address
traps.
7.3.1
Selection of Address Trap in Internal RAM (ATAS)
WDTCR1<ATAS> specifies whether or not to generate address traps in the internal RAM area. To execute
an instruction in the internal RAM area, clear WDTCR1<ATAS> to “0”. To enable the WDTCR1<ATAS> set-
ting, set WDTCR1<ATAS> and then write D2H to WDTCR2.
Executing an instruction in the SFR area generates an address trap unconditionally regardless of the setting
in WDTCR1<ATAS>.
7.3.2
Selection of Operation at Address Trap (ATOUT)
When an address trap is generated, either the interrupt request or the reset request can be selected by
WDTCR1<ATOUT>.
7.3.3
Address Trap Interrupt (INTATRAP)
While WDTCR1<ATOUT> is “0”, if the CPU should start looping for some cause such as noise and an
attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is “1”) or the SFR
area, address trap interrupt (INTATRAP) will be generated.
An address trap interrupt is a non-maskable interrupt which can be accepted regardless of the interrupt mas-
ter flag (IMF).
When an address trap interrupt is generated while the other interrupt including a watchdog timer interrupt is
already accepted, the new address trap is processed immediately and the previous interrupt is held pending.
Therefore, if address trap interrupts are generated continuously without execution of the RETN instruction, too
many levels of nesting may cause a malfunction of the microcontroller.
To generate address trap interrupts, set the stack pointer beforehand.
Watchdog Timer Control Register 1
WDTCR1
(0034H)
7
6
5
4
3
2
1
0
ATAS
ATOUT
(WDTEN)
(WDTT)
(WDTOUT)
(Initial value: **11 1001)
ATAS
Select address trap generation in
the internal RAM area
0: Generate no address trap
1: Generate address traps (After setting ATAS to “1”, writing the control code
D2H to WDTCR2 is reguired)
Write
only
ATOUT
Select opertion at address trap
0: Interrupt request
1: Reset request
Watchdog Timer Control Register 2
WDTCR2
(0035H)
7
6
5
4
3
2
1
0
(Initial value: **** ****)
WDTCR2
Write
Watchdog timer control code
and address trap area control
code
D2H: Enable address trap area selection (ATRAP control code)
4EH: Clear the watchdog timer binary counter (WDT clear code)
B1H: Disable the watchdog timer (WDT disable code)
Others: Invalid
Write
only
相關(guān)PDF資料
PDF描述
TMP86PM47AUG CMOS 8-Bit Microcontroller
TMP86PM47U CMOS 8-Bit Microcontroller
TMP86PM49FG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 5.7 to 6.0; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86PM49NG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 5.8 to 6.1; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86PM49UG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.0 to 6.3; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP86PM47U 制造商:Toshiba America Electronic Components 功能描述:MCU 8BIT TLCS-870 CISC 16KB EPROM 5V 44PQFP - Bulk
TMP86PM49FG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86PM49NG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86PM49UG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86PM72FG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:CMOS 8-BIT MICROCONTROLLER