參數(shù)資料
型號: TMP86PM49FG
廠商: Toshiba Corporation
英文描述: Zener Diode; Application: General; Pd (mW): 500; Vz (V): 5.7 to 6.0; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
中文描述: 8位微控制器
文件頁數(shù): 217/262頁
文件大小: 2030K
代理商: TMP86PM49FG
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁當(dāng)前第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁
Page 201
TMP86PM49FG
The serial bus interface circuit has a clock synchronization function. This function ensures normal
transfer even if there are two or more masters on the same bus.
The example explains clock synchronization procedures when two masters simultaneously exist on a
bus.
Figure 16-4 Clock Synchronization
As Master 1 pulls down the SCL pin to the low level at point “a”, the SCL line of the bus becomes the
low level. After detecting this situation, Master 2 resets counting a clock pulse in the high level and sets
the SCL pin to the low level.
Master 1 finishes counting a clock pulse in the low level at point “b” and sets the SCL pin to the high
level. Since Master 2 holds the SCL line of the bus at the low level, Master 1 waits for counting a clock
pulse in the high level. After Master 2 sets a clock pulse to the high level at point “c” and detects the SCL
line of the bus at the high level, Master 1 starts counting a clock pulse in the high level. Then, the master,
which has finished the counting a clock pulse in the high level, pulls down the SCL pin to the low level.
The clock pulse on the bus is determined by the master device with the shortest high-level period and
the master device with the longest low-level period from among those master devices connected to the
bus.
16.5.4 Slave address and address recognition mode specification
When the serial bus interface circuit is used with an addressing format to recognize the slave address, clear
the ALS (Bit0 in I2CAR) to “0”, and set the SA (Bits7 to 1 in I2CAR) to the slave address.
When the serial bus interface circuit is used with a free data format not to recognize the slave address, set the
ALS to “1”. With a free data format, the slave address and the direction bit are not recognized, and they are
processed as data from immediately after start condition.
16.5.5 Master/slave selection
To set a master device, the MST (Bit7 in SBICRB) should be set to “1”. To set a slave device, the MST
should be cleared to “0”.
When a stop condition on the bus or an arbitration lost is detected, the MST is cleared to “0” by the hard-
ware.
16.5.6 Transmitter/receiver selection
To set the device as a transmitter, the TRX (Bit6 in SBICRB) should be set to "1". To set the device as a
receiver, the TRX should be cleared to “0”. When data with an addressing format is transferred in the slave
mode, the TRX is set to "1" by a hardware if the direction bit (R/
W
) sent from the master device is “1”, and is
cleared to “0” by a hardware if the bit is “0”. In the master mode, after an acknowledge signal is returned from
the slave device, the TRX is cleared to “0” by a hardware if a transmitted direction bit is “1”, and is set to "1"
by a hardware if it is “0”. When an acknowledge signal is not returned, the current condition is maintained.
Count start
a
b
c
SCL pin (Master 1)
SCL pin (Master 2)
SCL (Bus)
Count restart
Wait
Count reset
相關(guān)PDF資料
PDF描述
TMP86PM49NG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 5.8 to 6.1; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
TMP86PM49UG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.0 to 6.3; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
TMP86PM72FG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.1 to 6.4; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
TMP86PM74AFG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.3 to 6.6; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
TMP86PS23UG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.4 to 6.7; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP86PM49NG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86PM49UG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86PM72FG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:CMOS 8-BIT MICROCONTROLLER
TMP86PM74AFG 功能描述:8位微控制器 -MCU TLCS870/C OTP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
TMP86PS23UG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller