參數(shù)資料
型號： TMS320C6202BGJC167
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述： 定點數(shù)字信號處理器
文件頁數(shù)： 100/123頁
文件大?。?/td> 1205K
代理商： TMS320C6202BGJC167
www.ti.com
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Table 6-23
shows the high-resolution PWM switching characteristics.
Table 6-23. High Resolution PWM Characteristics at SYSCLKOUT = (60 - 100 MHz)
MIN
TYP
150
MAX
310
UNIT
ps
Micro Edge Positioning (MEP) step size
(1)
(1)
Maximum MEP step size is based on worst-case process, maximum temperature and maximum voltage. MEP step size will increase
with low voltage and high temperature and decrease with voltage and cold temperature.
Applications that use the HRPWM feature should use MEP Scale Factor Optimizer (SFO) estimation software functions. See the TI
software libraries for details of using SFO function in end applications. SFO functions help to estimate the number of MEP steps per
SYSCLKOUT period dynamically while the HRPWM is in operation.
Table 6-24
shows the eCAP timing requirement and
Table 6-25
shows the eCAP switching characteristics.
Table 6-24. Enhanced Capture (eCAP) Timing Requirement
(1)
TEST CONDITIONS
Asynchronous
Synchronous
With input qualifier
MIN
MAX
UNIT
cycles
cycles
cycles
t
w(CAP)
Capture input pulse width
2t
c(SCO)
2t
c(SCO)
1t
c(SCO)
+ t
w(IQSW)
(1)
For an explanation of the input qualifier parameters, see
Table 6-13
.
Table 6-25. eCAP Switching Characteristics
PARAMETER
TEST CONDITIONS
MIN
20
MAX
UNIT
ns
t
w(APWM)
Pulse duration, APWMx output high/low
Table 6-26
shows the eQEP timing requirement and
Table 6-27
shows the eQEP switching character-
istics.
Table 6-26. Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements
(1)
TEST CONDITIONS
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
MIN
MAX
UNIT
cycles
cycles
cycles
cycles
cycles
cycles
cycles
cycles
cycles
cycles
t
w(QEPP)
QEP input period
2t
c(SCO)
2(1t
c(SCO)
+ t
w(IQSW)
)
t
w(INDEXH)
QEP Index Input High time
2t
c(SCO)
2t
c(SCO)
+t
w(IQSW)
t
w(INDEXL)
QEP Index Input Low time
2t
c(SCO)
2t
c(SCO)
+ t
w(IQSW)
t
w(STROBH)
QEP Strobe High time
2t
c(SCO)
2t
c(SCO)
+ t
w(IQSW)
t
w(STROBL)
QEP Strobe Input Low time
2t
c(SCO)
2t
c(SCO)
+t
w(IQSW)
(1)
For an explanation of the input qualifier parameters, see
Table 6-13
.
100
Electrical Specifications
相關(guān)PDF資料
PDF描述
TMS320C6202BGJL167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320M642AGNZ5 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 96% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50
TMS320DM642GDK500 Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator - PB Free; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500
TMS320DM642GNZ600 Video/Imaging Fixed-Point Digital Signal Processor
TMS320DM642ZDK600 Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Fan-Fold; Qty per Container: 2000
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6202BGJL100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6202BGJL167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202BGLS100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6202BGLS167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202BGLW100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*