參數(shù)資料
型號(hào)： TMS320C6202BGJL167
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號(hào)處理
英文描述： FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述： 定點(diǎn)數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 11/123頁(yè)
文件大小： 1205K
代理商： TMS320C6202BGJL167
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
www.ti.com
1
Features
High-Performance Static CMOS Technology
–
100 MHz (10-ns Cycle Time)
–
Low-Power (1.8-V Core, 3.3-V I/O) Design
–
3.3-V Flash Voltage
JTAG Boundary Scan Support
High-Performance 32-Bit CPU (TMS320C28x)
–
16 x 16 and 32 x 32 MAC Operations
–
16 x 16 Dual MAC
–
Harvard Bus Architecture
–
Atomic Operations
–
Fast Interrupt Response and Processing
–
Unified Memory Programming Model
–
Code-Efficient (in C/C++ and Assembly)
On-Chip Memory
–
F2808: 64K X 16 Flash, 18K X 16 SARAM
F2806: 32K X 16 Flash, 10K X 16 SARAM
F2801: 16K X 16 Flash, 6K X 16 SARAM
9501: 16K X 16 Flash, 6K X 16 SARAM
–
1K x 16 OTP ROM
Boot ROM (4K x 16)
–
With Software Boot Modes (via SCI, SPI,
CAN, I
2
C, and Parallel I/O)
–
Standard Math Tables
Clock and System Control
–
Dynamic PLL Ratio Changes Supported
–
On-Chip Oscillator
–
Clock-Fail-Detect Mode
–
Watchdog Timer Module
Any GPIO A Pin Can Be Connected to One of
the Three External Core Interrupts
Peripheral Interrupt Expansion (PIE) Block
That Supports All 43 Peripheral Interrupts
128-Bit Security Key/Lock
–
Protects Flash/OTP/L0/L1 Blocks
–
Prevents Firmware Reverse Engineering
Enhanced Control Peripherals
–
Up to 16 PWM Outputs
–
Up to 4 HRPWM Outputs With 150 ps MEP
Resolution
–
Up to Four Capture Inputs
–
Up to Two Quadrature Encoder Interfaces
–
Up to Six 32-bit Timers
–
Up to Six 16-bit Timers
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Three 32-Bit CPU Timers
Serial Port Peripherals
–
Up to 4 Serial Peripheral Interface (SPI)
Modules
–
Up to 2 Serial Communications Interface
(SCI), Standard UART Modules
–
Up to 2 Enhanced Controller Area Network
(eCAN) Modules
–
One Inter-Integrated-Circuit (I
2
C) Bus
12-Bit ADC, 16 Channels
–
2 x 8 Channel Input Multiplexer
–
Two Sample-and-Hold
–
Single/Simultaneous Conversions
–
Fast Conversion Rate: 160 ns/6.25 MSPS
–
Internal or External Reference
Up to 35 Individually Programmable,
Multiplexed General-Purpose Input/Output
(GPIO) Pins With Input Filtering
Advanced Emulation Features
–
Analysis and Breakpoint Functions
–
Real-Time Debug via Hardware
Development Tools Include
–
ANSI C/C++ Compiler/Assembler/Linker
–
Supports TMS320C24x/240x Instructions
–
Code Composer Studio IDE
–
DSP/BIOS
–
JTAG Scan Controllers
(1)
[Texas Instruments (TI) or Third-Party]
–
Evaluation Modules
–
Broad Third-Party Digital Motor Control
Support
Low-Power Modes and Power Savings
–
IDLE, STANDBY, HALT Modes Supported
–
Disable Individual Peripheral Clocks
Package Options
–
Thin Quad Flatpack (PZ)
–
MicroStar BGA (GGM, ZGM)
Temperature Options:
–
A: -40°C to 85°C (PZ, GGM, ZGM)
–
S: -40°C to 125°C (PZ, GGM, ZGM)
–
Q: -40°C to 125°C (PZ)
(1)
IEEE Standard 1149.1-1990 Standard Test Access Port and
Boundary Scan Architecture
TMS320C24x, Code Composer Studio, DSP/BIOS, MicroStar BGA, TMS320C28x, MicroStar, C28x, TMS320C2000, TMS320 are
trademarks of Texas Instruments.
eZdsp, XDS510USB are trademarks of Spectrum Digital.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright 2003–2005, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
TMS320M642AGNZ5 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 96% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50
TMS320DM642GDK500 Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator - PB Free; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500
TMS320DM642GNZ600 Video/Imaging Fixed-Point Digital Signal Processor
TMS320DM642ZDK600 Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Fan-Fold; Qty per Container: 2000
TMS320DM642ZNZ500 Video/Imaging Fixed-Point Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6202BGLS100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6202BGLS167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202BGLW100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6202BGLW167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202BGLZ167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*