參數(shù)資料
型號(hào): TMS320LC542-40
元件分類: 數(shù)字信號(hào)處理
英文描述: Digital Signal Processor
中文描述: 數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 101/111頁(yè)
文件大?。?/td> 1426K
代理商: TMS320LC542-40
TMS320C54x, TMS320LC54x, TMS320VC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999
101
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
host-port interface timing
switching characteristics over recommended operating conditions for host-port interface
[H = 0.5t
c(CO)
] (see Note 5, Note 6, and Figure 40 through Figure 43)
PARAMETER
’C54x-40
’C54x-50
’C54x-66
UNIT
MIN
MAX
td(DSL-HDV)
Delay time, DS low to HD driven
5
12
ns
Case 1: Shared-access mode if
tw(DSH) < 7H
Case 2: Shared-access mode if
tw(DSH) > 7H
Case 3: Host-only mode if
tw(DSH) < 20 ns
Case 4: Host-only mode if
tw(DSH) > 20 ns
7H+20–tw(DSH)
td(HEL-HDV1)
Delay time, HDS falling to HD valid for first byte
of a non-subsequent read:
max 20 ns
20
ns
40–tw(DSH)
20
td(DSL-HDV2)
td(DSH-HYH)
tsu(HDV-HYH)
th(DSH-HDV)R
td(COH-HYH)
td(DSH-HYL)
td(COH-HTX)
Host-only mode timings apply for read accesses to HPIC or HPIA, write accesses to BOB, and resetting DSPINT or HINT to 0 in shared-access
mode. HRDY does not go low for these accesses.
Shared-access mode timings will be met automatically if HRDY is used.
NOTES:
5. SAM = shared-access mode, HOM = host-only mode
HAD stands for HCNTRL0, HCNTRL1, and HR/W.
HDS refers to either HDS1 or HDS2.
DS refers to the logical OR of HCS and HDS.
6. On host read accesses to the HPI, the setup time of HD before DS rising edge depends on the host waveforms and cannot be
specified here.
Delay time, DS low to HD valid, second byte
5
20
ns
Delay time, DS high to HRDY high
10H+10
ns
Setup time, HD valid before HRDY rising edge
3H–10
ns
Hold time, HD valid after DS rising edge, read
0
12
ns
Delay time, CLKOUT rising edge to HRDY high
10
ns
Delay time, HDS or HCS high to HRDY low
12
ns
Delay time, CLKOUT rising edge to HINT change
15
ns
相關(guān)PDF資料
PDF描述
TMS320LC542-50 Digital Signal Processor
TMS320UVC5409 16-Bit Digital Signal Processor
TMS320UVC5402 Fixed-Point Digital Signal Processor(定點(diǎn)DSP)
TMS320VC5409PGE-100 16-Bit Digital Signal Processor
TMS320VC5409GGU-100 16-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320LC542PBK1-50 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PBK2-50 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PGE1-40 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PGE1-50 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PGE2-40 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT