參數(shù)資料
型號： TMS320M642AZDK5
廠商： Texas Instruments, Inc.
英文描述： 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 48% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98
中文描述： 視頻/影像定點數(shù)字信號處理器
文件頁數(shù)： 105/123頁
文件大小： 1205K
代理商： TMS320M642AZDK5
www.ti.com
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Table 6-33. SPI Master Mode External Timing (Clock Phase = 1)
(1)(2)(3)(4)(5)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN
OR SPIBRR = 0 OR 2
MIN
4t
c(LCO)
0.5t
c(SPC)M
-10
SPI WHEN (SPIBRR + 1) IS ODD
AND SPIBRR > 3
MIN
5t
c(LCO)
0.5t
c(SPC)M
- 0.5t
c (LCO)
-10
UNIT
MAX
MAX
1
2
t
c(SPC)M
t
w(SPCH)M
Cycle time, SPICLK
Pulse duration, SPICLK high (clock
polarity = 0)
Pulse duration, SPICLK low (clock
polarity = 1)
Pulse duration, SPICLK low (clock
polarity = 0)
Pulse duration, SPICLK high (clock
polarity = 1)
Setup time, SPISIMO data valid be-
fore SPICLK high (clock polarity =
0)
Setup time, SPISIMO data valid be-
fore SPICLK low (clock polarity = 1)
Valid time, SPISIMO data valid after
SPICLK high (clock polarity = 0)
Valid time, SPISIMO data valid after
SPICLK low (clock polarity = 1)
Setup time, SPISOMI before
SPICLK high (clock polarity = 0)
Setup time, SPISOMI before
SPICLK low (clock polarity = 1)
Valid time, SPISOMI data valid after
SPICLK high (clock polarity = 0)
Valid time, SPISOMI data valid after
SPICLK low (clock polarity = 1)
128t
c(LCO)
0.5t
c(SPC)M
127t
c(LCO)
ns
ns
0.5t
c(SPC)M
- 0.5t
c(LCO)
t
w(SPCL))M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
0.5t
c(SPC)M
- 0.5t
c (LCO)
-10
0.5t
c(SPC)M
- 0.5t
c(LCO
ns
3
t
w(SPCL)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
0.5t
c(SPC)M
+ 0.5t
c(LCO)
- 10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
ns
t
w(SPCH)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
0.5
tc(SPC)M
+ 0.5t
c(LCO)
-10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
ns
6
t
su(SIMO-SPCH)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
- 10
ns
t
su(SIMO-SPCL)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
- 10
ns
7
t
v(SPCH-SIMO)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
- 10
ns
t
v(SPCL-SIMO)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
-10
ns
10
t
su(SOMI-SPCH)M
35
35
ns
t
su(SOMI-SPCL)M
35
35
ns
11
t
v(SPCH-SOMI)M
0.25t
c(SPC)M
-10
0.5t
c(SPC)M
-10
ns
t
v(SPCL-SOMI)M
0.25
tc(SPC)M
-10
0.5
tc(SPC)M
-10
ns
(1)
(2)
(3)
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
t
= SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25 MHz MAX, master mode receive 12.5 MHz MAX
Slave mode transmit 12.5 MHz MAX, slave mode receive 12.5 MHz MAX.
t
= LSPCLK cycle time
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
(4)
(5)
Electrical Specifications
105
相關(guān)PDF資料
PDF描述
TMS320VC5409GGU FIXED-POINT DIGITAL SIGNAL PROCESSOR
TOM9321 VCO, 400 MHz - 500 MHz
TORX194 FIBER OPTIC RECEIVER, 10Mbps, THROUGH HOLE MOUNT
TOTX177L(F,T) FIBER OPTIC TRANSMITTER, 15Mbps, THROUGH HOLE MOUNT
TOTX179PL FIBER OPTIC TRANSMITTER, 12.8Mbps, THROUGH HOLE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320M642AZDK6 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4800MIPS 548FCBGA - Trays
TMS320M642AZNZ5 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays
TMS320M642AZNZ6 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4800MIPS 548FCBGA - Trays
TMS320M642AZNZ7 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 720MHZ 5760MIPS 548FCBGA - Trays
TMS320M643AGDK5 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*