![](http://datasheet.mmic.net.cn/260000/TMS370C736AFNT_datasheet_15975231/TMS370C736AFNT_5.png)
TMS370Cx36
8-BIT MICROCONTROLLER
SPNS039B – JANUARY 1996 – REVISED FEBRUARY 1997
5
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
description (continued)
The TMS370Cx36 family provides the system designer with an economical, efficient solution to real-time control
applications. The PACT compact development tool (CDT
) meets the challenge of efficiently developing the
software and hardware required to design the TMS370Cx36 into an ever-increasing number of complex
applications. The application source code can be written in assembly and C language, and the output code can
be generated by the linker. Precise real-time in-circuit emulation and extensive symbolic debug and analysis
tools ensure efficient software and hardware implementation as well as a reduced time-to-market cycle.
The TMS370Cx36 family together with the TMS370 PACT CDT370, BP programmer, software tools,
SE370C736 reprogrammable devices, comprehensive product documentation, and customer support provides
a complete solution to the needs of the system designer.
central processing unit (CPU)
The CPU on the TMS370Cx36 device is the high-performance 8-bit TMS370 CPU module. The ’x36 implements
an efficient register-to-register architecture that eliminates the conventional accumulator bottleneck. The
complete ’x36 instruction map is shown in Table 16.
The ’370Cx36 CPU architecture provides the following components:
CPU registers:
A stack pointer (SP) that points to the last entry in the memory stack
A status register (ST) that monitors the operation of the instructions and contains the global interrupt-enable
bits
A program counter (PC) that points to the memory location of the next instruction to be executed
A memory map that includes:
256-byte general-purpose RAM that can be used for data memory storage, program instructions, general
purpose register, or the stack
256-byte general-purpose standby RAM, which is powered through a separate V
CCSTBY
pin to protect the
memory against power failures on the main V
CC1
pins
128-byte dual-port RAM that contains the capture registers, the circular buffer, and a command/definition
area
A peripheral file that provides access to all internal peripheral modules, system-wide control functions, and
EEPROM/EPROM programming control
256-byte EEPROM module, that provides in-circuit programmability and data retention in power-off
conditions
16K-byte ROM or 16K-byte EPROM
CDT is a trademark of Texas Instruments Incorporated.