![](http://datasheet.mmic.net.cn/260000/TMS370C736AFNT_datasheet_15975231/TMS370C736AFNT_15.png)
TMS370Cx36
8-BIT MICROCONTROLLER
SPNS039B – JANUARY 1996 – REVISED FEBRUARY 1997
15
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
privileged operation and EEPROM write protection override (continued)
ááááááááááááááááá
á
áááááááááááááááá
á
á
á
áááááááááááááááá
á
á
áááááááááááááááá
á
á
á
á
á
á
á
áááááááááááááááá
system configuration registers section of Table 10.
P010.6
OSC POWER
ááááááááááááááááá
á
á
á
á
á
á
á
á
á
á
á
á
á
á
ááááááááááááááááá
ááá
á
P011.2
SCCRO
ááá
á
MEMORY DISABLE
á
PF AUTO WAIT
ááááááááááááááááá
ááá
ááá
ááá
ááá
ááá
ááá
ááá
áááááááááááááááá
ááá
ááá
ááá
ááá
áááááááááááááááá
ááá
á
P03F.7
ááá
ááá
P012.6
P012.7
á
SPI STEST
P012.0
P012.1
P012.3
P012.4
PWRDWN/IDLE
HALT/STANDBY
á
á
á
PRIVILEGE DISABLE
INT1 NMI
CPU STEST
BUS STEST
á
á
P03F.5
P03F.6
á
á
SPI ESPEN
SPI PRIORITY
á
ááá
á
P040.0
P040.1
P040.2
P040.3
á
á
PACT PRESCALE SELECT 0
PACT PRESCALE SELECT 1
PACT PRESCALE SELECT 2
PACT PRESCALE SELECT 3
á
ááá
á
P04F.1
P04F.2
P04F.3
P04F.4
P04F.5
á
á
á
á
PACT WD PRESCALE SELECT 1
PACT MODE SELECT
PACT GROUP 3 PRIORITY
PACT GROUP 2 PRIORITY
PACT GROUP 1 PRIORITY
á
ADPRI
á
P07F.6
á
AD PRIORITY
low-power and IDLE modes
The TMS370Cx36 devices have two low-power modes (STANDBY and HALT) and an IDLE mode. For
mask-ROM devices, low-power modes can be disabled permanently through a programmable contact when
the mask is manufactured.
The STANDBY and HALT low-power modes significantly reduce power consumption by reducing or stopping
the activity of the various on-chip peripherals when processing is not required. Each of the low-power modes
is entered by executing the IDLE instruction when the PWRDWN/IDLE bit in SCCR2 has been set to 1. The
HALT/STANDBY bit in SCCR2 controls the low-power mode selection.
In the STANDBY mode (HALT/STANDBY = 0), all CPU activity and most peripheral module activity is stopped;
however, the oscillator, internal clocks, the PACT counter, and the first PACT command entry remain active in
all modules. System processing is suspended until a qualified interrupt (hardware RESET or external interrupt
on INT1) is detected.
In the HALT mode (HALT/STANDBY = 1), the TMS370Cx36 is placed in its lowest power consumption mode.
The oscillator and internal clocks are stopped, causing all internal activity to be halted. System activity is
suspended until a qualified interrupt (hardware RESET or external interrupt on the INT1) is detected. The
power-down mode-selection bits are summarized in Table 9.