TNETA1630
622.08-MHz CLOCK-GENERATION DEVICE
SDNS029C – OCTOBER 1994 – REVISED DECEMBER 1995
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Generates a 622.08-MHz Clock From a
19.44-MHz TTL Clock
Provides Differential Pseudo-ECL (PECL)
Outputs
Operates From a SIngle 5-V Power Supply
Packaged in 20-Pin Plastic Small-Outline
(DW) Package
description
The TNETA1630 is a 622.08-MHz clock-
generation device that utilizes a TTL-clock input at
19.44 MHz. The 622.08-MHz clock is provided on
differential pseudo-ECL (PECL) outputs. The
device operates from a single 5-V power supply.
An internal second-order low-pass filter is used to
reduce jitter.
functional block diagram
Frequency-
and-
Phase
Detector
Charge
Pump/Loop
Filter
Voltage-
Controlled
Oscillator
Divide by
32
CLKOUT
CLKOUT
CLKIN
Copyright
1995, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
V
CC
NC
V
CC
CLKIN
GND
GND
GND
V
CC
GND
GND
GND
GND
V
CC
CLKOUT
CLKOUT
V
CC
NC
V
CC
V
CC
DW PACKAGE
(TOP VIEW)
NC – No internal connection