VIH VIH
參數(shù)資料
型號(hào)： TP3067V/NOPB
廠商： National Semiconductor
文件頁(yè)數(shù)： 7/20頁(yè)
文件大小： 0K
描述： IC INTERFACE ENHANCED SER 20PLCC
標(biāo)準(zhǔn)包裝： 40
類型： PCM 編解碼器/濾波器
數(shù)據(jù)接口： 串行
分辨率（位）： 8 b
ADC / DAC 數(shù)量： 1 / 1
三角積分調(diào)變： 無(wú)
電壓 - 電源，模擬： ±5V
電壓 - 電源，數(shù)字： ±5V
工作溫度： -25°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 20-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 20-PLCC
包裝： 管件
其它名稱： *TP3067V
*TP3067V/NOPB
TP3067V
Definitions and Timing Conventions
DEFINITIONS
VIH
VIH is the dc input level above which
an input level is guaranteed to appear
as a logical one This parameter is to
be measured by performing a
functional test at reduced clock
speeds and nominal timing (ie not
minimum setup and hold times or
output strobes) with the high level of
all driving signals set to VIH and
maximum supply voltages applied to
the device
VIL
VIL is the dc input level below which
an input level is guaranteed to appear
as a logical zero to the device This
parameter is measured in the same
manner as VIH but with all driving
signal low levels set to VIL and
minimum supply voltages applied to
the device
VOH
VOH is the minimum dc output level
to which an output placed in a logical
one state will converge when loaded
at the maximum specified load current
VOL
VOL is the maximum dc output level
to which an output placed in a logical
zero state will converge when loaded
at the maximum specified load current
Threshold Region The threshold region is the range of
input voltages between VIL and VIH
Valid Signal
A signal is Valid if it is in one of the
valid logic states (ie above VIH or
below VIL) In timing specifiations a
signal is deemed valid at the instant it
enters a valid state
Invalid Signal
A signal is Invalid if it is not in a valid
logic state ie when it is in in the
threshold region between VIL and VIH
In timing specifications a signal is
deemed Invalid at the instant it enters
the threshold region
TIMING CONVENTIONS
For the purposes of this timing specification the following
conventions apply
Input Signals
All input signals may be characterized
as VL e 04V VH e 24V tR k 10 ns
tF k 10 ns
Period
The period of clock signal is
designated as tPxx where xx
represents the mnemonic of the clock
signal being specified
Rise Time
Rise times are designated as tRyy
where yy represents a mnemonic of
the signal whose rise time is being
specified tRyy is measured from VIL to
VIH
Fall Time
Fall times are designated as tFyy
where yy represents a mnemonic of
the signal whose fall time is being
specified tFyy is measured from VIH to
VIL
Pulse Width High
The high pulse width is designated as
tWzzH where zz represents the
mnemonic of the input or output signal
whose pulse width is being specified
High pulse widths are measured from
VIH to VIH
Pulse Width Low
The low pulse width is designated as
tWzzL where zz represents the
mnemonic of the input or output signal
whose pulse width is being specified
Low pulse widths are measured from
VIL to VIL
Setup Time
Setup times are designated as tSwwxx
where ww represents the mnemonic of
the input signal whose setup time is
being specified relative to a clock or
strobe input represented by mnemonic
xx Setup times are measured from the
ww Valid to xx Invalid
Hold Time
Hold times are designated as tHxxww
where ww represents the mnemonic of
the input signal whose hold time is
being specified relative to a clock or
strobe input represented by mnemonic
xx Hold times are measured from xx
Valid to ww Invalid
Delay Time
Delay times are designated as tDxxyy
Hi to Low where xx represents the
mnemonic of the input reference
signal and yy represents the
mnemonic of the output signal whose
timing is being specified relative to xx
The mnemonic may optionally be
terminated by an H or L to specify the
high going or low going transition of
the output signal Maximum delay
times are measured from xx Valid to yy
Valid Minimum delay times are
measured from xx Valid to yy Invalid
This parameter is tested under the
load conditions specified in the
Conditions column of the Timing
Specifications section of this data
sheet
14
相關(guān)PDF資料
PDF描述
VE-24V-CV-S CONVERTER MOD DC/DC 5.8V 150W
TP3064WM-X IC INTERFACE ENHANCED SER 20SOIC
VE-24T-CV-S CONVERTER MOD DC/DC 6.5V 150W
TP3064WM IC INTERFACE ENHANCED SER 20SOIC
VE-24R-CV-S CONVERTER MOD DC/DC 7.5V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TP3067V-X 功能描述:IC INTERFACE ENHANCED SER 20PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
TP3067WM 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TP3067WM/63 制造商:Texas Instruments 功能描述:
TP3067WM/63SN 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TP3067WM/NOPB 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*