
P.67
Panel Control Register Description
The following registers are TP6508 Panel Control registers. These registers are accessed by
first writing the index of the desired register to the Sequencer Index register, i.e. address Hex 3D4 and
then accessing the register using the address Hex 3D5. These registers are protected by password/
Identification register (Extended Index Register Hex 05) .
Extended Indexed Register CREG A0 : Panel Miscellaneous Control Register 1
This is a read/write register.
Port address is Hex 3D5.
Default value after hardware reset is Hex 00.
D0-2 Flat panel type 0 to 2
D3
Invert LP/PHSYNC control
D4
Invert FLM/PVSYNC control
D5
invert FPVDCLK/PSCLK
D6
Free run LLCLK
D7
Invert DEN control
Bit 0-2
These three bits select the type of Flat panel connected.
Bit 1
Bit 0
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
A logical 1 would invert the LLCLK signal (normally active high).
A logical 1 would invert the LFS signal (normally active high).
A logical 1 would invert the FPVDCLK signal (normally active high).
The last line of every frame may display longer and brighter than other lines. When this bit is a logical
1 , it forces TP6508 to generate a free-running LLCLK and eliminates the brighter line during CRT
blanking cycle.
A logical 1 would invert the DEN signal (normally active high) for PLASMA or TFT panel display
mode .
Bit 2
0
0
0
0
1
1
1
1
Panel type
Dual-Scan/Dual-data Monochrome LCD panels
Gray scale PLASMA panels
Single-Scan STN color LCD panels
TFT color LCD panels
Reserved
Gray scale EL panels
Dual-Scan STN color LCD panels
Reserved
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Extended Indexed Register CREG A1 : Panel Miscellaneous Control Register 2
This is a read/write register.
Port address is Hex 3D5.
Default value after hardware reset is Hex 00.
D0
D1
D2
D3
D4
D5
Select 8 bits color STN interface
Select enhance color STN timing
Select CRT-like LP and FLM for TFT LCD panel
Disable CRT display
Enable Flat panel interface
Select 8 bit PLASMA panel interface