- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄16843 > TPA2016D2EVM (Texas Instruments)EVAL MODULE FOR TPA2016D2 PDF資料下載
參數(shù)資料
| 型號(hào)： | TPA2016D2EVM |
| 廠商： | Texas Instruments |
| 文件頁(yè)數(shù)： | 13/39頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVAL MODULE FOR TPA2016D2 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 放大器類(lèi)型： | D 類(lèi) |
| 輸出類(lèi)型： | 2 通道（立體聲） |
| 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量： | 1.72W x 2 @ 8 歐姆 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 板類(lèi)型： | 完全填充 |
| 已用 IC / 零件： | TPA2016D2 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | 296-23677-6-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23677-1-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23616-6-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23616-1-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23616-2-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23677-2-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA |
| 其它名稱： | 296-31088 TPA2016D2EVM-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)
Register(N)
8-BitDatafor
Register(N+1)
SINGLE-AND MULTIPLE-BYTE TRANSFERS
SINGLE-BYTE WRITE
A6
A5
A4
A3
A2
A1
A0
R/W ACK A7
A6
A5
A4
A3
A2
A1
A0 ACK
D7
D6
D5
D4
D3
D2
D1
D0
ACK
Start
Condition
Stop
Condition
Acknowledge
I2CDeviceAddressand
Read/WriteBit
Register
DataByte
SLOS524D – JUNE 2008 – REVISED AUGUST 2009........................................................................................................................................................ www.ti.com
address and the read/write (R/W) bit to open communication with another device, and then waits for an
acknowledge condition. The TPA2016D2 holds SDA low during the acknowledge clock period to indicate
acknowledgment. When this acknowledgment occurs, the master transmits the next byte of the sequence. Each
device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same
signals via a bidirectional bus using a wired-AND connection.
An external pull-up resistor must be used for the SDA and SCL signals to set the logic high level for the bus.
When the bus level is 5 V, use pull-up resistors between 1 k
and 2 k.
Figure 36. Typical I2C Sequence
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last
word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is
shown in Figure 36.
The serial control interface supports both single-byte and multi-byte read/write operations for all registers.
During multiple-byte read operations, the TPA2016D2 responds with data, one byte at a time, starting at the
register assigned, as long as the master device continues to respond with acknowledgments.
The TPA2016D2 supports sequential I2C addressing. For write transactions, if a register is issued followed by
data for that register and all the remaining registers that follow, a sequential I2C write transaction has occurred.
For I2C sequential write transactions, the register issued then serves as the starting point, and the amount of
data subsequently transmitted, before a stop or start is transmitted, determines the number of registers written.
As Figure 37 shows, a single-byte data write transfer begins with the master device transmitting a start condition
followed by the I2C device address and the read/write bit. The read/write bit determines the direction of the data
transfer. For a write data transfer, the read/write bit must be set to '0'. After receiving the correct I2C device
address and the read/write bit, the TPA2016D2 responds with an acknowledge bit. Next, the master transmits the
register byte corresponding to the TPA2016D2 internal memory address being accessed. After receiving the
register byte, the TPA2016D2 again responds with an acknowledge bit. Next, the master device transmits the
data byte to be written to the memory address being accessed. After receiving the register byte, the TPA2016D2
again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the
single-byte data write transfer.
Figure 37. Single-Byte Write Transfer
20
Copyright 2008–2009, Texas Instruments Incorporated
Product Folder Link(s): TPA2016D2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX6194AESA+ | IC VREF SERIES PREC 4.5V 8-SOIC |
| A3CCB-1006M | IDC CABLE- AKC10B/AE10M/AKC10B |
| MAX6133BASA50+ | IC VREF SERIES PREC 5V 8-SOIC |
| A3AAB-1006M | IDC CABLE- ASC10B/AE10M/ASC10B |
| SRR5018-3R9Y | INDUCTOR POWER 3.9UH 2A SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPA2016D2RGPR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.7-W/Ch Stereo Class-D Audio Amplifier with Dynamic Range Compression and AGC |
| TPA2016D2RGPT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.7-W/Ch Stereo Class-D Audio Amplifier with Dynamic Range Compression and AGC |
| TPA2016D2RTJR | 功能描述:音頻放大器 1.7-W/Ch St Class-D Audio Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類(lèi)型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA2016D2RTJT | 功能描述:音頻放大器 1.7-W/Ch St Class-D Audio Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類(lèi)型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA2016D2V1YZHR | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。