
TPS65950
Integrated Power Management/Audio Codec
www.ti.com
SWCS032 – OCTOBER 2008
Table 2-2. Signal Description (continued)
Configuration By Default After Reset
Released
Signal
Unused
Module
Description
Ball
Name
Internal
Signal
Pull or Not
Reset T2 device (except power
Test.RESET
I
T16
Test.RESET
I
PD
GND
state-machine)
TestV1
Analog test
I/O
T1
TestV1
I/O
Floating
TestV2
Analog test
I/O
A16
TestV2
I/O
Floating
Selection between JTAG mode and
Test
application mode for JTAG/GPIOs
I
A1
Test
I
PD
Floating
(with PU or PD)
JTAG.TDI/
JTAG.TDI/BERDATA
I
A15
I
GND
BERDATA
JTAG.TCK/
JTAG.TCK/BERCLK
I
B16
I
GND
BERCLK
CP.IN
CP input voltage
Power
R7
CP.IN
Power
VBAT
CP.CAPP
CP flying capacitor P
O
T7
CP.CAPP
O
Floating
USB CP
CP.CAPM
CP flying capacitor M
O
T6
CP.CAPM
O
Floating
Power
CP.GND
CP ground
R6
CP.GND
Power GND
GND
USB LDOs (VINTUSB1P5,
VBAT.USB
Power
R9
VBAT.USB
Power
VBAT
VINTUSB1P8, VUSB.3P1) VBAT
USB.LDO
VUSB.3P1
USB LDO output
Power
P9
VUSB.3P1
Power
N/A
VAUX1/VAUX2/VSIM LDO input
VAUX12S.IN
Power
L1
VAUX12S.IN
Power
VBAT
voltage
VAUX1
VAUX1.OUT
VAUX1 LDO output voltage
Power
M2
VAUX1.OUT
Power
Floating
VAUX2
VAUX2.OUT
VAUX2 LDO output voltage
Power
M3
VAUX2.OUT
Power
Floating
Input for VPLL1, VPLL2, VAUX3,
VPLLA3R
VPLLA3R.IN
Power
H15
VPLLA3R.IN
Power
VBAT
VRTC LDOs
VRTC internal LDO output (internal
VRTC
VRTC.OUT
Power
K16
VRTC.OUT
Power
N/A
use only)
VPLL1
VPLL1.OUT
LDO output voltage
Power
H14
VPLL1.OUT
Power
Floating
VPLL2
VSDI.CSI.OUT
Output voltage of the regulator
Power
J15
VSDI.CSI.OUT
Power
Floating
VAUX3
VAUX3.OUT
VAUX3 LDO output voltage
Power
G16
VAUX3.OUT
Power
Floating
VAUX4.IN
VAUX4 LDO input voltage
Power
B2
VAUX4.IN
Power
VBAT
VAUX4
VAUX4.OUT
VAUX4 LDO output voltage
Power
B3
VAUX4.OUT
Power
Floating
VMMC1.IN
VMMC1 LDO input voltage
Power
C1
VMMC1.IN
Power
VBAT
VMMC1
VMMC1.OUT
VMMC1 LDO output voltage
Power
C2
VMMC1.OUT
Power
Floating
VMMC2.IN
VMMC2 LDO input voltage
Power
A3
VMMC2.IN
Power
VBAT
VMMC2
VMMC2.OUT
VMMC2 LDO output voltage
Power
A4
VMMC2.OUT
Power
Floating
VSIM
VSIM.OUT
VSIM LDO output voltage
Power
K2
VSIM.OUT
Power
Floating
VINTUSB1
VINTUSB1P5.
VINTUSB1P5 internal LDO output
VINTUSB1P5.
Power
P8
Power
Floating
P5
OUT
(internal use only)
OUT
VINTUSB1
VINTUSB1P8.
VINTUSB1P8 internal LDO output
VINTUSB1P8.
Power
P10
Power
Floating
P8
OUT
(internal use only)
OUT
Input for VDAC, VINTANA1, and
VDAC.IN
Power
K1
VDAC.IN
Power
VBAT
VINTANA2 LDOs
Video DAC
VDAC.OUT
Output voltage of the regulator
Power
L2
VDAC.OUT
Power
Floating
VINT
VINT.IN
Input for VINTDIG LDO
Power
K15
VINT.IN
Power
VBAT
VINTANA1.
VINTANA1 internal LDO output
VINTANA1
Power
H3
VINTANA1.OUT
Power
N/A
OUT
(internal use only)
VINTANA2.
VINTANA2 internal LDO output
Power
J2
VINTANA2.OUT
Power
N/A
OUT
(internal use only)
VINTANA2
VINTANA2.
VINTANA2 internal LDO output
Power
B6
VINTANA2.OUT
Power
N/A
OUT
(internal use only)
VINTDIG internal LDO output
VINTDIG
VINTDIG.OUT
Power
L16
VINTDIG.OUT
Power
N/A
(internal use only)
Terminal Description
27