參數資料
| 型號： | TRF3750IRGP |
| 廠商： | Texas Instruments |
| 文件頁數： | 17/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20-VQFN |
| 標準包裝： | 92 |
| 類型： | PLL 頻率合成器 |
| PLL： | 無 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 2.4GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 20-QFN 裸露焊盤（4x4） |
| 包裝： | 管件 |
| 產品目錄頁面： | 592 (CN2011-ZH PDF) |
| 配用： | TRF3750T-1900EVM-ND - TRF3750T-1900EVM TRF3750Q1900EVM-ND - TRF3750Q1900EVM 296-20836-ND - EVALUATION MOD FOR CDCM7005-QFN 296-20835-ND - EVALUATION MOD FOR CDCM7005-BGA 296-20834-ND - EVALUATION MOD FOR CDC7005-QFN |
| 其它名稱： | 296-17552-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
TRF3750
SLWS146B MARCH 2004 REVISED AUGUST 2007
www.ti.com
24
Prescaler Selection
DB22DB23 of the function latch controls the prescaler value for the device. There are four possible settings
(9/9, 16/17, 32/33, 64/65). For example, setting (DB23, DB22) = (1,0) results in a prescaler choice of 32/33.
Initialization Latch / Programming After Power Up
Setting (DB1, DB0) = (1,1) selects the initialization latch. The make-up and programming of the initialization
latch is identical to that of the function latch. The difference here is that this latch can be used in order to program
the device at power up. When the initialization latch is programmed, an internal reset occurs at all the counters
(R, A, B) who become ready to get loaded, assuring that the next time data is loaded for the A and B counters
the device begins counting efficiently. Subsequent programming of the A and B counters will not, however,
cause this internal pulse to recur. This pulse is also used to gate the synchronous power down when that mode
is engaged. As soon as the device exits power down, the counting resumes promptly.
Alternate Ways of Programming After Power Up
In addition to the method of using the initialization latch described above, the user can also utilize the CE pin
to achieve initialization. Since the CE does not halt the operation of the serial port, the user can preprogram
the counters and as soon as the device is enabled, the counters operate and the device reaches a steady-state
and functions normally.
A third option in power up is the counter reset method. The function latch is programmed with the desired data,
and in addition DB2 (the counter reset bit) is set to 1. The R counter latch is programmed next, followed by the
N counter latch. Finally, the function latch is programmed again, but this time with a 0 in the bit DB2, disabling
the counter reset. The charge pump is 3-stated during the reset, but the synchronous power down is not
triggered.
Prescaler Resynchronization
DB22 and DB21 of the R counter latch are used to control the delay (DLY) and resynchronization (SYNC)
functions of the device. If SYNC is set to 1, then the output of the prescaler is resynchronized with the RF input.
In addition, if DLY is also 1, the output of the prescaler gets resynchronized with a delayed form of the RF input
signal. In either case, taking the SYNC to 0 reverts the device to normal operation.
The use of the SYNC and DLY functionality can improve the device’s phase noise performance by a few dBs.
It is, however, susceptible to potential malfunction, in case the chosen edge of the RF input coincides with the
prescaler. This phenomenon may be mitigated by using the DLY function, but is nonetheless unpredictable and
care should be applied, as fluctuations in temperature, supply and frequency can alter the point at which the
feature fails to operate. The normal operation of the device calls for both DLY and SYNC to be set to 0, which
is the way the TRF3750 has been characterized.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-JTM-MZ-S | CONVERTER MOD DC/DC 10V 25W |
| VE-2TW-MX-B1 | CONVERTER MOD DC/DC 5.5V 75W |
| X9317US8IZT1 | IC XDCP 100TAP 50K 3-WIRE 8-SOIC |
| TRF3750IPW | IC SYNTHESIZER PLL FREQ 16-TSSOP |
| M83723/73R2028N | CONN RCPT 28POS JAM NUT W/SCKT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TRF3750IRGPG4 | 功能描述:時鐘合成器/抖動清除器 Hi Perform Integer-N PLL Freq Synthsizr RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TRF3750IRGPR | 功能描述:時鐘合成器/抖動清除器 High Perf Integer-N PLL Freq Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TRF3750IRGPRG4 | 功能描述:時鐘合成器/抖動清除器 High Perf Integer-N PLL Freq Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TRF3750Q1900EVM | 功能描述:射頻開發(fā)工具 TRF3750Q1900 Eval Mod RoHS:否 制造商:Taiyo Yuden 產品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
| TRF3750Q2100EVM | 制造商:Texas Instruments 功能描述:TRF3750Q2100 EVAL - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。