- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄68725 > TRU050GCLNA32.768 (VECTRON INTERNATIONAL) PHASE LOCKED LOOP, CDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | TRU050GCLNA32.768 |
| 廠(chǎng)商： | VECTRON INTERNATIONAL |
| 元件分類(lèi)： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, CDSO16 |
| 封裝： | ROHS COMPLIANT, HERMETIC SEALED, CERAMIC, SMD, DIP-16 |
| 文件頁(yè)數(shù)： | 14/14頁(yè) |
| 文件大小： | 0K |
| 代理商： | TRU050GCLNA32.768 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)
TRU050, VCXO Based PLL
Vectron International, 267 Lowell Rd, Hudson NH 03051-4916
Tel: 1-88-VECTRON-1
Web: www.vectron.com
Page 9 of 14
Rev : 06Jan2006
Layout Considerations
To achieve stable, low noise performance good analog layout techniques should be incorporated and a
partial list includes:
The TRU050 should be treated more like an analog device and the power supply should be well
decoupled with good quality RF 0.01 uf and 0.1uf capacitors. In some cases, a pi filter such as a large
capacitor (10uF) to ground, a series ferrite bead or inductor, and 0.01 uf and 100 pf capacitor to ground
to decouple the device supply is used.
The traces for the OUT1, OUT2, RCLK and RDATA ouputs should be kept as short as possible. It is
common practice to use a series resistor – 50 to 100 ohms – in order to reduce reflections if these traces
are more than a couple of inches long. Also OUT1, OUT2 RCLK and RDATA should not be routed
directly underneath the device.
The op-amp loop filter components should be kept as close to the device as possible and the feedback
capacitor should be located close the op-amp input terminal. The loop filter capacitor(s) should be low
leakage and polarized capacitors are allowed keeping this is mind.
Unused outputs should be left floating and it is not required to load or terminate them (such as an PECL
or ECL output). Loading unused outputs will only increase current consumption.
Typical Application Circuits
The above loop has a 11 Hz bandwidth.
Figure 8. 8kHz to DS3 Frequency Translation
pin 3
pin 4
pin 1
pin 2
pin 6
10K 0.1uF 10K 2.2uF 330K 20K
0.1uF
10K , 2.2uF
10K
÷ 2796
8 kHz (Pin 7)
16kHz (Pin 9)
TRU050
44.736 MHz
pin 15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRU050GCLNB16.128 | PHASE LOCKED LOOP, CDSO16 |
| TRU050GCLNB18.432 | PHASE LOCKED LOOP, CDSO16 |
| TRU050GCLNB20 | PHASE LOCKED LOOP, CDSO16 |
| TRU050GCLNB49.408 | PHASE LOCKED LOOP, CDSO16 |
| TRU050GDCHA19.44 | PHASE LOCKED LOOP, CDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TRU050-GCLNA-65M0000000 | 制造商:VECTRON 制造商全稱(chēng):Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-GCLNB-1M0000000 | 制造商:VECTRON 制造商全稱(chēng):Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-GCLNB-65M0000000 | 制造商:VECTRON 制造商全稱(chēng):Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-GDCCA | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:SINGLE DROP IN QUARTZ STABILIZED PLL SOLUTUION |
| TRU050-GDCFA | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:SINGLE DROP IN QUARTZ STABILIZED PLL SOLUTUION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。