- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373713 > TS68020 (Atmel Corp.) HCMOS 32-bit Virtual Memory Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | TS68020 |
| 廠商： | Atmel Corp. |
| 元件分類： | 32位微控制器 |
| 英文描述： | HCMOS 32-bit Virtual Memory Microprocessor |
| 中文描述： | HCMOS 32位虛擬內(nèi)存微處理器 |
| 文件頁(yè)數(shù)： | 39/45頁(yè) |
| 文件大?。?/td> | 1256K |
| 代理商： | TS68020 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)
39
TS68020
2115A–HIREL–07/02
Second, and probably the most important benefit of the cache, is that it allows instruc-
tion stream fetches and operand accesses to proceed in parallel. For example, if the
TS68020 requires both an instruction stream access and an operand access, and the
instruction is resident in the cache, the operand access will proceed unimpeded rather
than being queued behind the instruction fetch. Similarly, the TS68020 is fully capable of
executing several internal instructions (instructions that do not require the bus) while
completing an operand access for another instruction.
The TS68020 instruction cache is a 256-byte direct mapped cache organized as 64 long
word entries. Each cache entry consists of a tag field made up of the upper 24 address
bits, the FC2 (user/supervisor) value, one valid bit, and 32-bit of instruction data (Figure
22).
Figure 22.
TS68020 On-chip Cache Organization
The TS68020 employs a 32-bit data bus and fetches instructions on long word address
boundaries. Hence, each 32-bit instruction fetch brings in two 16-bit instruction words
which are then written into the on-chip cache. When the cache is enabled, the subse-
quent prefetch will find the next 16-bit instruction word is already present in the cache
and the related bus cycle is saved. If the cache were not enabled, the subsequent
prefetch will find the bus controller still holds the full 32-bit and can satisfy the prefetch
and again save the related bus cycle. So, even when the on-chip instruction cache is not
enabled, the bus controller provides an instruction “cache hit” rate up to 50%.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68020DESC02XA | HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC02XC | HCMOS 32-bit Virtual Memory Microprocessor |
| TS68040VF33A | Third- Generation 32-bit Microprocessor |
| TS68040VR25A | Third- Generation 32-bit Microprocessor |
| TS68040VR33A | Third- Generation 32-bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68020DESC02XA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC02XC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC02YA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC02YC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC03XA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。