參數(shù)資料
型號: TS68020DESC03YC
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: HCMOS 32-bit Virtual Memory Microprocessor
中文描述: 32-BIT, 20 MHz, MICROPROCESSOR, CQFP132
封裝: CERAMIC, QFP-132
文件頁數(shù): 2/45頁
文件大?。?/td> 1256K
代理商: TS68020DESC03YC
2
TS68020
2115A–HIREL–07/02
Introduction
The TS68020 is a high-performance 32-bit microprocessor. It is the first microprocessor
to have evolved from a 16-bit machine to a full 32-bit machine that provides 32-bit
address and data buses as well as 32-bit internal structures. Many techniques were uti-
lized to improve performance and at the same time maintain compatibility with other
processors of the TS68000 Family. Among the improvements are new addressing
modes which better support high-level language structures, an expanded instruction set
which provides 32-bit operations for the limited cases not supported by the TS68000
and several new instructions which support new data types. For special-purpose appli-
cations when a general-purpose processor alone is not adequate, a co-processor
interface is provided.
The TS68020 is a high-performance microprocessor implemented in HCMOS, low
power, small geometry process. This process allows CMOS and HMOS (high density
NMOS) gates to be combined on the same device. CMOS structures are used where
speed and low power is required, and HMOS structures are used where minimum sili-
con area is desired. This technology enables the TS68020 to be very fast while
consuming less power (less than 1.5 watts) and still have a reasonably small die size. It
utilizes about 190.000 transistors, 103.000 of which are actually implemented. The
package is a pin-grid array (PGA) with 114 pins, arranged 13 pins on a side with a
depopulated center and 132 pins ceramic quad flat pack.
Figure 1 is a block diagram of the TS68020. The processor can be divided into two main
sections: the bus controller and the micromachine. This division reflects the autonomy
with which the sections operate.
Figure 1.
TS68020 Block Diagram
The bus controller consists of the address and data pads and multiplexers required to
support dynamic bus sizing, a macro bus controller which schedules the bus cycles on
the basis of priority with two state machines (one to control the bus cycles for operated
accesses and the other to control the bus cycles for instruction accesses), and the
instruction cache with its associated control.
相關(guān)PDF資料
PDF描述
TS68020DESC04XA HCMOS 32-bit Virtual Memory Microprocessor
TS68020DESC04XC HCMOS 32-bit Virtual Memory Microprocessor
TS68020MF16 HCMOS 32-bit Virtual Memory Microprocessor
TS68020MF20 HCMOS 32-bit Virtual Memory Microprocessor
TS68020MF25 HCMOS 32-bit Virtual Memory Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS68020DESC04XA 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor
TS68020DESC04XC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor
TS68020DESC04YA 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor
TS68020DESC04YC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor
TS68020MF1-16 功能描述:IC MPU 32BIT 16.67MHZ 132CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤