- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373713 > TS68020VF120 (Atmel Corp.) T1/E1 Transformer PDF資料下載
參數(shù)資料
| 型號： | TS68020VF120 |
| 廠商： | Atmel Corp. |
| 英文描述： | T1/E1 Transformer |
| 中文描述： | HCMOS 32位虛擬內(nèi)存微處理器 |
| 文件頁數(shù)： | 38/45頁 |
| 文件大?。?/td> | 1256K |
| 代理商： | TS68020VF120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
38
TS68020
2115A–HIREL–07/02
The TS68020 provides an extension to the exception stacking process. If the M bit in the
status register is set, the master stack pointer (MSP) is used for all task related excep-
tions. When a non-task exception occurs (i.e., an interrupt), the M bit is cleared and the
interrupt stack pointer (ISP) is used. This feature allows all the task’s stack area to be
carried within a single processor control block and new tasks may be initiated by simply
reloading the master stack pointer and setting the M bit.
The fourth and last step of the exception processing is the same for all exceptions. The
exception vector offset is determined by multiplying the vector number by four. This off-
set is then added to the contents of the vector base register (VBR) to determine the
memory address of the exception vector. The new program counter value is fetched
from the exception vector. The instruction at the address given in the exception vector is
fetched, and the normal instruction decoding and execution is started.
On-chip Instruction
Cache
Studies have shown that typical programs spend most of their execution time in a few
main routines or tight loops. This phenomenon is known as locality of reference, and
has an impact on performance of the program. The TS68020 takes limited advantage of
this phenomenon in the form of its loop mode operation which allows certain instruc-
tions, when coupled with the DBcc instruction, to execute without the overhead of
instruction fetches. In effect, this is a three word cache. Although the cache hardware
has been supplied in a full range of computer systems for many years, technology now
allows this feature to be integrated into the microprocessor.
TS68020 Cache Goals
There were two primary goals for the TS68020 microprocessor cache. The first design
goal was to reduce the processor external bus activity. In a given TS68000 system, the
TS68000 processor will use approximately 80 to 90 percent (for greater) of the available
bus bandwidth. This is due to its extremely efficient perfecting algorithm and the overall
speed of its internal architecture design. Thus, in an TS68000 system with more than
one bus master (such as a processor and DMA device) or in a multiprocessor system,
performance degradation can occur due to lack of available bus bandwidth. Therefore,
an important goal for an TS68020 on-chip cache was to provide a substantial increase
in the total available bus bandwidth.
The second primary design goal was to increase effective CPU throughput as larger
memory sizes or slower memories increased average access time. By placing a high
speed cache between the processor and the rest of the memory system, the effective
access time now becomes:
t
ACC
= h**t
CACHE
= (1 - h)*t
ext
where t
ACC
is the effective system access time, t
CACHE
is the cache access time, t
ext
is
the access time of the rest of the system, and h is the hit ratio or the percentage of time
that the data is found in the cache. Thus, for a given system design, an TS68020 on-
chip cache provides a substantial CPU performance increase, or allows much slower
and less expensive memories to be used for the same processor performance.
The throughput increase in the TS68020 is gained in two ways. First, the TS68020
cache is accessed in two clock cycles versus the three cycles (minimum) required for an
external access. Any instruction fetch that is currently resident in the cache will provide
a 33% improvement over the corresponding external access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68020VF16 | 2 Lines (2 x 1) |
| TS68020VF25 | T1/E1 Transformer |
| TS68020VR20 | DC-DC Converter; Supply Voltage:48V; Output Voltage:12V; Number of Outputs:1; Power Rating:350W; Mounting Type:PC Board; Efficiency:94%; External Depth:2.40"; External Height:0.50"; External Width:2.28"; Isolation Voltage:1500V RoHS Compliant: Yes |
| TS68020 | HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC02XA | HCMOS 32-bit Virtual Memory Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68020VF1-20 | 功能描述:IC MPU 32BIT 20MHZ 132CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
| TS68020VF16 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020VF1B/C20 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020VF20 | 功能描述:IC MPU 32BIT 20MHZ 132CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
| TS68020VF25 | 功能描述:IC MPU 32BIT 25MHZ 132CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。