- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373713 > TS68020VF25 (ATMEL CORP) T1/E1 Transformer PDF資料下載
參數(shù)資料
| 型號(hào)： | TS68020VF25 |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | T1/E1 Transformer |
| 中文描述： | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| 封裝： | CERAMIC, QFP-132 |
| 文件頁數(shù)： | 39/45頁 |
| 文件大?。?/td> | 1256K |
| 代理商： | TS68020VF25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁
39
TS68020
2115A–HIREL–07/02
Second, and probably the most important benefit of the cache, is that it allows instruc-
tion stream fetches and operand accesses to proceed in parallel. For example, if the
TS68020 requires both an instruction stream access and an operand access, and the
instruction is resident in the cache, the operand access will proceed unimpeded rather
than being queued behind the instruction fetch. Similarly, the TS68020 is fully capable of
executing several internal instructions (instructions that do not require the bus) while
completing an operand access for another instruction.
The TS68020 instruction cache is a 256-byte direct mapped cache organized as 64 long
word entries. Each cache entry consists of a tag field made up of the upper 24 address
bits, the FC2 (user/supervisor) value, one valid bit, and 32-bit of instruction data (Figure
22).
Figure 22.
TS68020 On-chip Cache Organization
The TS68020 employs a 32-bit data bus and fetches instructions on long word address
boundaries. Hence, each 32-bit instruction fetch brings in two 16-bit instruction words
which are then written into the on-chip cache. When the cache is enabled, the subse-
quent prefetch will find the next 16-bit instruction word is already present in the cache
and the related bus cycle is saved. If the cache were not enabled, the subsequent
prefetch will find the bus controller still holds the full 32-bit and can satisfy the prefetch
and again save the related bus cycle. So, even when the on-chip instruction cache is not
enabled, the bus controller provides an instruction “cache hit” rate up to 50%.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68020VR20 | DC-DC Converter; Supply Voltage:48V; Output Voltage:12V; Number of Outputs:1; Power Rating:350W; Mounting Type:PC Board; Efficiency:94%; External Depth:2.40"; External Height:0.50"; External Width:2.28"; Isolation Voltage:1500V RoHS Compliant: Yes |
| TS68020 | HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC02XA | HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020DESC02XC | HCMOS 32-bit Virtual Memory Microprocessor |
| TS68040VF33A | Third- Generation 32-bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68020VR1-16 | 功能描述:IC MPU 32BIT 16.67MHZ 114PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤 |
| TS68020VR1-20 | 功能描述:IC MPU 32BIT 20MHZ 114PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤 |
| TS68020VR1-25 | 功能描述:IC MPU 32BIT 25MHZ 114PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤 |
| TS68020VR16 | 功能描述:IC MPU 32BIT 16.67MHZ 114PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤 |
| TS68020VR1B/C20 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:HCMOS 32-bit Virtual Memory Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。