- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373713 > TS68020VR25 (ATMEL CORP) HCMOS 32-bit Virtual Memory Microprocessor PDF資料下載
參數(shù)資料
| 型號： | TS68020VR25 |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | HCMOS 32-bit Virtual Memory Microprocessor |
| 中文描述： | 32-BIT, 25 MHz, MICROPROCESSOR, CPGA114 |
| 封裝： | CERAMIC, PGA-114 |
| 文件頁數(shù)： | 5/45頁 |
| 文件大小： | 1256K |
| 代理商： | TS68020VR25 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
5
TS68020
2115A–HIREL–07/02
Table 1.
Signal Index
Signal Name
Mnemonic
Function
Address Bus
A0-A31
32-bit Address Bus Used to address any of 4, 294, 967, 296 bytes.
Data Bus
D0-D31
32-bit Data Bus Used to Transfer 8, 16, 24 or 32 bits of Data Per Bus Cycle.
Function Codes
FC0-FC2
3-bit Function Case Used to Identify the Address Space of Each Bus Cycle.
Size
SIZ0/SIZ1
Indicates the Number of Bytes Remaining to be Transferred for this Cycle.
These Signals, Together with A0 And A1, Define the Active Sections of the
Data Bus.
Read-Modify-Write Cycle
RMC
Provides an Indicator that the Current Bus Cycle is Part of an Indivisibleread-
modify-write Operation.
External Cycle Start
ECS
Provides an Indication that a Bus Cycle is Beginning.
Operand Cycle Start
OCS
Identical Operation to that of ECS Except that OCS Is Asserted Only During
the First Bus Cycle of an Operand Transfer.
Address Strobe
AS
Indicates that a Valid Address is on The Bus.
Data Strobe
DS
Indicates that Valid Data is to be Placed on the Data Bus by an External
Device or has been Laced on the Data Bus by the TS68020.
Read/Write
R/W
Defines the Bus Transfer as an MPU Read or Write.
Data Buffer Enable
DBEN
Provides an Enable Signal for External Data Buffers.
Data Transfer and Size
Acknowledge
DSACK0/DSACK1
Bus Response Signals that Indicate the Requested Data Transfer Operation
is Completed. In Addition, these Two Lines Indicate the Size of the External
Bus Port on a Cycle-by-cycle Basis.
Cache Disable
CDIS
Dynamically Disables the On-chip Cache to Assist Emulator Support.
Interrupt Priority Level
IPL0-IPL2
Provides an Encoded Interrupt Level to the Processor.
Autovector
AVEC
Requests an Autovector During an Interrupt Acknowledge Cycle.
Interrupt Pending
IPEND
Indicates that an Interrupt is Pending.
Bus Request
BR
Indicates that an External Device Requires Bus Mastership.
Bus Grant
BG
Indicates that an External Device may Assume Bus Mastership.
Bus Grant Acknowledge
BGACK
Indicates that an External Device has Assumed Bus Mastership.
Reset
RESET
System Reset.
Halt
HALT
Indicates that the Processor Should Suspend Bus Activity.
Bus Error
BERR
Indicates an Invalid or Illegal Bus Operation is Being Attempted.
Clock
CLK
Clock Input to the Processor.
Power Supply
V
CC
+5-volt ± 10% Power Supply.
Ground
GND
Ground Connection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68020DESC02YA | MB 41C 27#20 14#16 SKT RECP |
| TS68020DESC03XA | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT01; Number of Contacts:41; Connector Shell Size:20; Connecting Termination:Solder; Circular Shell Style:Cable Receptacle |
| TS68020MR20 | CAP 270PF 200V 200V X7R RAD.20 .20X.20 BULK P-MIL-PRF-39014 |
| TS68020MR25 | HCMOS 32-bit Virtual Memory Microprocessor |
| TS68020VF120 | T1/E1 Transformer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68040 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC01XAA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC01XCA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC01YCA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC01ZAA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。