參數(shù)資料
型號(hào)： TS68040DESC02ZCA
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： Third- Generation 32-bit Microprocessor
中文描述： 32-BIT, 33 MHz, MICROPROCESSOR, CQFP196
封裝： CAVITY UP, CERAMIC, QFP-196
文件頁(yè)數(shù)： 37/49頁(yè)
文件大小： 1637K
代理商： TS68040DESC02ZCA
37
TS68040
2116A–HIREL–09/02
Instruction and Data
Caches
Studies have shown that typical programs spend much of their execution time in a few
main routines or tight loops. Earlier members of the TS68000 Family took advantage of
this locality of reference phenomenon to varying degrees. The TS68040 takes further
advantage of cache technology with its two, independent, on-chip, physical address
space caches, one for instructions and one for data. The caches reduce the processor’s
external bus activity and increase CPU throughput by lowering the effective memory
access time. For a typical system design, the large caches of the TS68040 yield a very
high hit rate, providing a substantial increase in system performance. Additionally, the
caches are automatically burstfilled from the external bus whenever a cache miss
occurs.
The autonomous nature of the caches allows instruction-stream fetches, data-stream
fetches, and a third external access to occur simultaneously with instruction execution.
For example, if the TS68040 requires both an instruction-stream access and an external
peripheral access and if the instruction is resident in the on-chip cache, the peripheral
access proceeds unimpeded rather than being queued behind the instruction fetch. If a
data operand is also required and if it is resident in the data cache, it can also be
accessed without hindering either the instruction access from its cache or the peripheral
access external to the chip. The parallelism inherent in the TS68040 also allows multiple
instructions that do not require any external accesses to execute concurrently while the
processor is performing an external access for a previous instruction.
Cache Organization
The instruction and data caches are four-way set-associative with 64 sets of four, 16-
byte lines for a total cache storage of 4K bytes each. As shown in Figure 21, each 16-
byte line contains an address tag and state information. State information for each entry
consists of a valid flag for the entire line in both instruction and data caches and write
status for each long word in the data cache. The write status in the data cache signifies
whether or not the long-word data is dirty (meaning that the data in the cache has been
modified but has not been written back to external memory) for data in copyback pages.
相關(guān)PDF資料
PDF描述
TS68040DESC01ZCA Third- Generation 32-bit Microprocessor
TS68040DESC02XCA Third- Generation 32-bit Microprocessor
TS68040MF25A Third- Generation 32-bit Microprocessor
TS68040MF33A Third- Generation 32-bit Microprocessor
TS68040MR33A Third- Generation 32-bit Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS68040MF1-25A 制造商:Atmel Corporation 功能描述: 制造商:e2v technologies 功能描述: 制造商:e2v technologies 功能描述:MPU TS68000 32BIT HCMOS 25MHZ 196CQFP - Trays
TS68040MF1-33A 制造商:e2v technologies 功能描述:TS68040MF1-33A - Trays
TS68040MF1B/C25A 制造商:e2v technologies 功能描述:TS68040MF1B/C25A - Trays 制造商:e2v technologies 功能描述:5962-9314301MZA - Trays
TS68040MF1B/C33A 制造商:e2v technologies 功能描述:TS68040MF1B/C33A - Trays 制造商:e2v technologies 功能描述:5962-9314302MZA - Trays
TS68040MF25A 功能描述:IC MPU 32BIT 25MHZ 196CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*