- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373713 > TS68040MF33A (ATMEL CORP) Third- Generation 32-bit Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | TS68040MF33A |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Third- Generation 32-bit Microprocessor |
| 中文描述： | 32-BIT, 33 MHz, MICROPROCESSOR, CQFP196 |
| 封裝： | CAVITY UP, CERAMIC, QFP-196 |
| 文件頁數(shù)： | 41/49頁 |
| 文件大?。?/td> | 1637K |
| 代理商： | TS68040MF33A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
41
TS68040
2116A–HIREL–09/02
Address Translation Cache
An integral part of the translation function previously described is the dual cache mem-
ory that stores recently used logical-to-physical address translation information (page
descriptors) for instruction and date accesses. These caches are 64-entry, four-way, set
associative. Each ATC compare the logical address of the incoming access against its
entries. If one of the entries matches, there is a hit, and the ATC sends the physical
address to the bus controller, which then starts the external bus cycle (provided there
was no hit in the corresponding cache for the access).
Translation Tables
The translation tables of the TS68040 have a three level tree structure and reside in
main memory. Since only a portion of the complete tree needs to exist at any one time,
the tree structure minimizes the amount of memory necessary to set up the tables for
most programs. As shown in Figure 20, either the user root pointer or the supervisor root
pointer points to the first level table, depending on the values of the function code for an
access. Table entries at the second level of the tree (pointer tables) contain pointers to
the third level (page tables). Entries in the page tables contain either page descriptors or
indirect pointers to page descriptors. The mechanism for performing table search opera-
tions uses portions of the logical address (as indices) at each level of the search. All
addresses in the translation table entries are physical addresses.
Figure 22.
Translation Table Structure
There are two variations of table searches for both 4K and 8K page sizes: normal
searches and indirect searches. An indirect search differs in that the entry in the third
level page table contains a pointer to a page descriptor rather than the page descriptor
itself.
Entries in the translation tables contain control and status information on addition to the
physical address information. Control bits specify write protection, limit access to super-
visor only, and determine cachability of data in each memory page. Each page
descriptor also has two user-programmable bits that appear on the UPA0 and UPA1 sig-
nals during an external access for use as address modifier bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68040MR33A | Third- Generation 32-bit Microprocessor |
| TS68040 | Third- Generation 32-bit Microprocessor |
| TS68040DESC01XAA | Third- Generation 32-bit Microprocessor |
| TS68040DESC01ZAA | Third- Generation 32-bit Microprocessor |
| TS68040DESC02XAA | Third- Generation 32-bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68040MFB/C25A | 制造商:e2v technologies 功能描述:TS68040MFB/C25A - Trays 制造商:e2v technologies 功能描述:5962-9314301MZC - Trays |
| TS68040MFB/C33A | 制造商:e2v technologies 功能描述:TS68040MFB/C33A - Trays 制造商:e2v technologies 功能描述:5962-9314302MZC - Trays |
| TS68040MFD/T25A | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040MFD/T33A | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040MFT25A | 制造商:e2v technologies 功能描述:TS68040MFT25A - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。