參數(shù)資料
型號： TS68EN360MR25L
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-bitQuad Integrated Communication Controller
中文描述： 32-BIT, 25 MHz, RISC PROCESSOR, CPGA241
封裝： CERAMIC, PGA-241
文件頁數(shù)： 74/82頁
文件大?。?/td> 874K
代理商： TS68EN360MR25L
74
TS68EN360
2113A–HIREL–03/02
TheCPprovidesthecommunicationfeaturesoftheQUICC.IncludedareaRISCpro-
cessor,fourSCCs,twoSMCs,oneSPI,2.5Kbytesofdual-portRAM,aninterrupt
controller,atimeslotassigner,threeparallelports,aparallelinterfaceport,fourinde-
pendentbaudrategenerators,andfourteenserialDMAchannelstosupporttheSCCs,
SMCs,andSPI.
TheIDMAsprovidetwochannelsofgeneral-purposeDMAcapability.Theyofferhigh-
speedtransfers,32-bitdatamovement,bufferchaining,andindependentrequestand
acknowledgelogic.TheRISCcontrollermayaccesstheIDMAregistersdirectlyinthe
bufferchainingmodes.TheQUICCIDMAsaresimilarto,yetenhancementsof,theone
IDMAchannelfoundontheTS68302.
Thefourgeneral-purposetimersontheQUICCarefunctionallysimilartothetwogen-
eral-purposetimersfoundontheTS68302.However,theyoffersomeminor
enhancements,suchastheinternalcascadingoftwotimerstoforma32-bittimer.The
QUICCalsocontainsaperiodicintervaltimerintheSIM60,bringingthetotaltofive
on-chiptimers.
EthernetonQUICC
TheEthernetprotocolisavailableonlyontheEthernetversionoftheQUICCcalledthe
TS68EN360.Thenon-EthernetversionoftheQUICCistheMC68360.Theterm
“QUICC”istheoveralldevicenamethatdenotesallversionsofthedevice.
TheTS68EN360isasupersetoftheMC68360,havingtheadditionaloptionallowing
EthernetoperationonanyofthefourSCCs.DuetoperformancereasonnotassSCCs
canbeconfiguredasEthernetcontrolleratthesametime.TheTS68EN360isnot
restrictedonlytoEthernetoperation.HDLC,UART,andotherprotocolsmaybeusedto
allowdynamicswitchingbetweenprotocols.SeeAppendixASerialPerformancefor
availableSCCperformance.
WhentheMODEbitsoftheSCCGSMRselecttheEthernetprotocol,thenthatSCC
performsthefullsetofIEEE802.3/EthernetCSMA/CDmediaaccesscontrolandchan-
nelinterfacefunctions(seeFigure73).
Figure73.
EthernetBlockDiagram
IMB
CONTROL
REGISTERS
SLOT TIME
AND DEFER
COUNTER
CLOCK
GENERATOR
PERIPHERAL BUS
RECEIVER
CONTROL
UNIT
RECEIVE
DATA
FIFO
TRANSMITTER
CONTROL
UNIT
TRANSMIT
DATA
FIFO
SHIFTER
SHIFTER
TXD
RXD
RRJCT
RSTRT
CD = RENA
CTS = CLSN
CD = RENA
CTS = CLSN
RTS = TENA
INTERNAL CLOCKS
RX CLOCK
TX CLOCK
R
相關(guān)PDF資料
PDF描述
TS68EN360MR33L 32-bitQuad Integrated Communication Controller
TS68EN360VA25L 32-bitQuad Integrated Communication Controller
TS68EN360VA33L 32-bitQuad Integrated Communication Controller
TS68HC901CFN4 HCMOS MULTI-FUNCTION PERIPHERAL
TS68HC901CFN5 HCMOS MULTI-FUNCTION PERIPHERAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS68EN360MR33L 制造商:e2v technologies 功能描述:INTEGRATED COMMUNICATION PROCESSOR 241CPGA - Trays
TS68EN360MRB/C25L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bitQuad Integrated Communication Controller
TS68EN360MRB/C33L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bitQuad Integrated Communication Controller
TS68EN360MRB/Q33L 制造商:e2v technologies 功能描述:INTEGRATED COMMUNICATION PROCESSOR 241CPGA - Trays
TS68EN360MRBQ25L 制造商:e2v technologies 功能描述:5962-97671MXC - Trays 制造商:e2v technologies 功能描述:INTEGRATED COMMUNICATION PROCESSOR 241CPGA - Rail/Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*