參數(shù)資料
型號(hào): TS80L188EC13
元件分類: 微處理器
英文描述: MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC
中文描述: 微處理器| 16位|的CMOS | QFP封裝| 100引腳|塑料
文件頁(yè)數(shù): 12/57頁(yè)
文件大?。?/td> 585K
代理商: TS80L188EC13
80C186EC/188EC, 80L186EC/188EC
Table 2. Pin Descriptions
(Continued)
Pin Name
Pin
Type
Input
Type
Output
States
Pin Description
RD
O
D
H(Z)
R(Z)
I(1)
P(1)
ReaD
output signals that the accessed memory or I/O
device should drive data information onto the data bus.
WR
O
D
H(Z)
R(Z)
I(1)
P(1)
WRite
output signals that data available on the data bus are
to be written into the accessed memory or I/O device.
READY
I
A(L)
S(L)
(Note 1)
D
READY
input to signal the completion of a bus cycle. READY
must be active to terminate any 80C186EC bus cycle, unless
it is ignored by correctly programming the Chip-Select unit.
DEN
O
D
H(Z)
R(Z)
I(1)
P(1)
Data ENable
output to control the enable of bi-directional
transceivers in a buffered system. DEN is active only when
data is to be transferred on the bus.
DT/R
O
D
H(Z)
R(Z)
I(X)
P(X)
Data Transmit/Receive
output controls the direction of a bi-
directional buffer in a buffered system.
LOCK
I/O
A(L)
H(Z)
R(Z)
I(X)
P(X)
LOCK
output indicates that the bus cycle in progress is not
interruptable. The processor will not service other bus
requests (such as HOLD) while LOCK is active. This pin is
configured as a weakly held high input while RESIN is active
and must not be driven low.
HOLD
I
A(L)
D
HOLD
request input to signal that an external bus master
wishes to gain control of the local bus. The processor will
relinquish control of the local bus between instruction
boundaries that are not LOCKed.
HLDA
O
D
H(1)
R(0)
I(0)
P(0)
HoLD Acknowledge
output to indicate that the processor
has relinquished control of the local bus. When HLDA is
asserted, the processor will (or has) floated its data bus and
control signals allowing another bus master to drive the
signals directly.
NCS
O
D
H(1)
R(1)
I(1)
P(1)
Numerics Coprocessor Select
output is generated when
acessing a numerics coprocessor. This signal does not exist
on the 80C188EC/80L188EC.
ERROR
I
A(L)
D
ERROR
input that indicates the last numerics processor
extension operation resulted in an exception condition. An
interrupt TYPE 16 is generated if ERROR is sampled active
at the beginning of a numerics operation. Systems not using
an 80C187 must tie ERROR to V
CC
. This signal does not
exist on the 80C188EC/80L188EC.
NOTE:
Pin names in parentheses apply to the 80C188EC/80L188EC.
12
相關(guān)PDF資料
PDF描述
TS80L188EC-13 16-Bit Microprocessor
TS80C194 16-Bit Microcontroller
LN80C194 16-Bit Microcontroller
LN83C194 16-Bit Microcontroller
LS80C194 16-Bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS-80S 制造商:Ultimate Support Systems 功能描述:Silver Original Speaker Stand 制造商:ULTIMATE SUPPORT 功能描述:ORIGINAL SPEAKER STAND SILVER
TS81 功能描述:T-STRUT 1" X 8.12" ALUMINUM RoHS:是 類別:盒,外殼,支架 >> 卡架 - 配件 系列:VectorPak™ 標(biāo)準(zhǔn)包裝:1 系列:VectorPak™ 附件類型:EFP 模塊 適用于相關(guān)產(chǎn)品:PCB
TS810 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Microprocessor Reset Circuit
TS81000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Efficiency Receiver Controller for Wireless Power Systems
TS81001 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Efficiency Receiver Controller for Wireless Power Systems