
6
TS8388B
2144C–BDC–04/03
Digital Outputs
Single-ended or differential input mode, 50% clock duty cycle (CLK, CLKB), Binary output data format,
Tj (typical) = 70
°
C.
(1)(6)
Logic compatibility for digital outputs
(Depending on the value of V
PLUSD
)
(See Application Notes)
–
–
ECL or LVDS
–
Differential output voltage swings
(assuming V
PLUSD
= 0V):
75
open transmission lines (ECL levels)
–
4
–
–
–
–
–
–
1.5
1.620
–
V
75
differentially terminated
–
–
0.70
0.825
–
V
50
differentially terminated
–
–
0.54
0.660
–
V
Output levels (assuming V
PLUSD
= 0V)
75
open transmission lines:
–
4
–
–
–
–
(6)
Logic “0” voltage
V
OL
–
–
-1.62
-1.54
V
Logic “1” voltage
V
OH
–
-0.88
-0.8
–
V
Output levels (assuming V
PLUSD
= 0V)
75
differentially terminated:
–
4
–
–
–
–
(6)
Logic “0” voltage
V
OL
–
–
-1.41
-1.34
V
Logic “1” voltage
V
OH
–
-1.07
-1
–
V
Output levels (assuming V
PLUSD
= 0V)
50
differentially terminated:
–
–
–
–
–
–
(6)
Logic “0” voltage
V
OL
1, 2
6
–
–
-1.40
-1.40
-1.32
-1.25
V
V
Logic “1” voltage
OH
1, 2
6
-1.16
-1.25
-1.10
-1.10
–
–
V
V
Differential Output Swing
DOS
4
270
300
–
mV
Output level drift with temperature
–
4
–
–
1.6
mV/
°
C
DC Accuracy (CBGA68 package)
Single-ended or differential input mode, 50% clock duty cycle (CLK, CLKB), Binary output data format
Tj (typical) = 70
°
C.
Differential non linearity
DNL-
1
-0.6
-0.4
–
lsb
(2)(3)
Differential non linearity
DNL+
1
–
0.4
0.6
lsb
Integral non linearity
INL-
1
-1.2
-0.7
–
lsb
(2)(3)
Integral non linearity
INL+
1
–
0.7
1.2
lsb
No missing codes
–
Guaranteed over specified temperature range
(3)
Gain
–
1, 2
90
98
110
%
Input offset voltage
–
1, 2
-26
-5
26
mV
Table 3.
Electrical Specifications (Continued)
Parameter
Symbol
Test
Level
Value
Unit
Note
Min
Typ
Max