參數(shù)資料
型號(hào): TS87C51RD2-LCL
廠商: Atmel
文件頁(yè)數(shù): 64/84頁(yè)
文件大?。?/td> 0K
描述: IC 8051 MCU EPROM 64K 68PLCC
標(biāo)準(zhǔn)包裝: 304
系列: 87C
核心處理器: 8051
芯體尺寸: 8-位
速度: 30/20MHz
連通性: UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 48
程序存儲(chǔ)器容量: 64KB(64K x 8)
程序存儲(chǔ)器類型: OTP
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: 0°C ~ 70°C
封裝/外殼: 68-PLCC
包裝: 管件
2007-2012 Microchip Technology Inc.
DS70292G-page 69
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
4.8.3
READING DATA FROM PROGRAM
MEMORY USING PROGRAM SPACE
VISIBILITY
The upper 32 Kbytes of data space may optionally be
mapped into any 16K word page of the program space.
This option provides transparent access to stored
constant data from the data space without the need to
use special instructions (such as TBLRDL/H).
Program space access through the data space occurs
if the Most Significant bit of the data space EA is ‘1’ and
program space visibility is enabled by setting the PSV
bit in the Core Control register (CORCON<2>). The
location of the program memory space to be mapped
into the data space is determined by the Program
Space Visibility Page register (PSVPAG). This 8-bit
register defines any one of 256 possible pages of
16K words in program space. In effect, PSVPAG
functions as the upper 8 bits of the program memory
address, with the 15 bits of the EA functioning as the
lower bits. By incrementing the PC by 2 for each
program memory word, the lower 15 bits of data space
addresses directly map to the lower 15 bits in the
corresponding program space addresses.
Data reads to this area add a cycle to the instruction
being executed, since two program memory fetches
are required.
Although each data space address 0x8000 and higher
maps directly into a corresponding program memory
address (see Figure 4-11), only the lower 16 bits of the
24-bit program word are used to contain the data. The
upper 8 bits of any program space location used as
data should be programmed with ‘1111 1111’ or
‘0000 0000’ to force a NOP. This prevents possible
issues should the area of code ever be accidentally
executed.
For operations that use PSV and are executed outside
a REPEAT loop, the MOV and MOV.D instructions
require one instruction cycle in addition to the specified
execution time. All other instructions require two
instruction cycles in addition to the specified execution
time.
For operations that use PSV, and are executed inside
a REPEAT loop, these instances require two instruction
cycles in addition to the specified execution time of the
instruction:
Execution in the first iteration
Execution in the last iteration
Execution prior to exiting the loop due to an
interrupt
Execution upon re-entering the loop after an
interrupt is serviced
Any other iteration of the REPEAT loop allows the
instruction using PSV to access data, to execute in a
single cycle.
FIGURE 4-11:
PROGRAM SPACE VISIBILITY OPERATION
Note:
PSV access is temporarily disabled during
table reads/writes.
23
15
0
PSVPAG
Data Space
Program Space
0x0000
0x8000
0xFFFF
02
0x000000
0x800000
0x010000
0x018000
When CORCON<2> =
1 and EA<15> = 1:
The data in the page
designated by
PSVPAG is mapped
into the upper half of
the data memory
space...
Data EA<14:0>
...while the lower 15 bits
of the EA specify an
exact address within
the PSV area. This
corresponds exactly to
the same lower 15 bits
of the actual program
space address.
PSV Area
相關(guān)PDF資料
PDF描述
3-203736-9 CONN 34POS FMALE UNASSEM M SER
ATMEGA649V-8AI IC AVR MCU FLASH 64K 1.8V 64TQFP
ATMEGA6490V-8AI IC AVR MCU FLASH 64K 1.8 100TQFP
ATMEGA6490-16AI IC AVR MCU FLASH 64K 5V 100TQFP
ATMEGA649-16AI IC AVR MCU FLASH 64K 5V 64TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS87C51RD2-LCLB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TS87C51RD2-LCLD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TS87C51RD2-LCLR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TS87C51RD2-LCM 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Performance 8-bit Microcontroller
TS87C51RD2-LCMB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller