參數(shù)資料
型號: TS87C51RD2-VCA
廠商: Atmel
文件頁數(shù): 56/84頁
文件大?。?/td> 0K
描述: IC MCU 8BIT 64K OTP 40MHZ 40-DIP
標(biāo)準(zhǔn)包裝: 9
系列: 87C
核心處理器: 8051
芯體尺寸: 8-位
速度: 40/30MHz
連通性: UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 64KB(64K x 8)
程序存儲器類型: OTP
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: 0°C ~ 70°C
封裝/外殼: 40-DIP(0.600",15.24mm)
包裝: 管件
2007-2012 Microchip Technology Inc.
DS70292G-page 61
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
4.4.1
SOFTWARE STACK
In addition to its use as a working register, the W15
register
in
the
dsPIC33FJ32GP302/304,
dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/
X04 devices is also used as a software Stack Pointer.
The Stack Pointer always points to the first available
free word and grows from lower to higher addresses. It
pre-decrements for stack pops and post-increments for
stack pushes, as shown in Figure 4-6. For a PC push
during any CALL instruction, the MSb of the PC is zero-
extended before the push, ensuring that the MSb is
always clear.
The Stack Pointer Limit register (SPLIM) associated
with the Stack Pointer sets an upper address boundary
for the stack. SPLIM is uninitialized at Reset. As is the
case for the Stack Pointer, SPLIM<0> is forced to ‘0’
because all stack operations must be word aligned.
Whenever an EA is generated using W15 as a source
or destination pointer, the resulting address is
compared with the value in SPLIM. If the contents of
the Stack Pointer (W15) and the SPLIM register are
equal and a push operation is performed, a stack error
trap does not occur. The stack error trap occurs on a
subsequent push operation. For example, to cause a
stack error trap when the stack grows beyond address
0x2000 in RAM, initialize the SPLIM with the value
0x1FFE.
Similarly, a Stack Pointer underflow (stack error) trap is
generated when the Stack Pointer address is found to
be less than 0x0800. This prevents the stack from
interfering with the Special Function Register (SFR)
space.
A write to the SPLIM register should not be immediately
followed by an indirect read operation using W15.
FIGURE 4-6:
CALL STACK FRAME
4.4.2
DATA RAM PROTECTION FEATURE
The dsPIC33F product family supports Data RAM
protection features that enable segments of RAM to be
protected when used in conjunction with Boot and
Secure Code Segment Security. BSRAM (Secure RAM
segment for BS) is accessible only from the Boot
Segment Flash code when enabled. SSRAM (Secure
RAM segment for RAM) is accessible only from the
Secure Segment Flash code when enabled. See
Table 4-1 for an overview of the BSRAM and SSRAM
SFRs.
4.5
Instruction Addressing Modes
The addressing modes shown in Table 4-37 form the
basis of the addressing modes optimized to support the
specific features of individual instructions. The
addressing modes provided in the MAC class of
instructions differ from those in the other instruction
types.
4.5.1
FILE REGISTER INSTRUCTIONS
Most file register instructions use a 13-bit address field
(f) to directly address data present in the first 8192
bytes of data memory (near data space). Most file
register instructions employ a working register, W0,
which is denoted as WREG in these instructions. The
destination is typically either the same file register or
WREG (with the exception of the MUL instruction),
which writes the result to a register or register pair. The
MOV instruction allows additional flexibility and can
access the entire data space.
4.5.2
MCU INSTRUCTIONS
The three-operand MCU instructions are of the form:
Operand 3 = Operand 1 <function> Operand 2
where:
Operand 1 is always a working register (that is, the
addressing mode can only be register direct), which is
referred to as Wb.
Operand 2 can be a W register, fetched from data
memory, or a 5-bit literal. The result location can be
either a W register or a data memory location. The fol-
lowing addressing modes are supported by MCU
instructions:
Register Direct
Register Indirect
Register Indirect Post-Modified
Register Indirect Pre-Modified
5-bit or 10-bit Literal
Note:
A PC push during exception processing
concatenates the SRL register to the MSb
of the PC prior to the push.
<Free Word>
PC<15:0>
000000000
0
15
W15 (before CALL)
W15 (after CALL)
S
ta
ck
Gr
ow
sT
o
war
d
H
igh
er
A
ddr
es
s
0x0000
PC<22:16>
POP : [--W15]
PUSH : [W15++]
Note:
Not all instructions support all the
addressing modes given above. Individual
instructions can support different subsets
of these addressing modes.
相關(guān)PDF資料
PDF描述
52610-1690 CONN FFC/FPC 16POS 1MM VERT SMD
TSC80251G2D-L16CB IC MCU 8BIT 16MHZ LO VOLT 44PLCC
TSC87251G2D-16CB IC MCU 8BIT 32K OTP 16MHZ 44PLCC
TS87C51RD2-MIA IC MCU 8BIT 64K OTP 40MHZ 40-DIP
TS87C58X2-MCA IC MCU 8BIT 32K OTP 40MHZ 40-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS87C51RD2-VCAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TS87C51RD2-VCB 功能描述:IC MCU 8BIT 64K OTP 40MHZ 44PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:87C 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,LIN,SPI,UART/USART,USI 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):16 程序存儲器容量:8KB(4K x 16) 程序存儲器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:帶卷 (TR)
TS87C51RD2-VCBB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TS87C51RD2-VCBD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TS87C51RD2-VCBR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller