參數(shù)資料
型號(hào): TSB41LV03AI
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
中文描述: IEEE 1394a連接三端口電纜收發(fā)器/仲裁者
文件頁(yè)數(shù): 48/50頁(yè)
文件大?。?/td> 662K
代理商: TSB41LV03AI
SLLS418G
JUNE 2000
REVISED JANUARY 2003
48
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
interface reset and disable (continued)
The sequence of events for initialization of the PHY-LLC interface when the interface is in the nondifferentiated
mode of operation (ISO terminal is high) is as follows:
1
a.
LPS reasserted. After the interface has been in the reset or disabled state for at least the minimum
T
RESTORE
time, the LLC causes the interface to be initialized and restored to normal operation by
reasserting the LPS signal. (In Figure 27, the interface is shown in the disabled state with SYSCLK low
inactive. However, the interface initialization sequence described here is also executed if the interface
is merely reset but not yet disabled. )
b.
SYSCLK activated. If the interface is disabled, the PHY reactivates its SYSCLK output when it detects
that LPS has been reasserted. If the PHY has entered a low-power state, it takes between 5.3 ms to
7.3 ms for SYSCLK to be restored; if the PHY is not in a low-power state, SYSCLK is restored within
60 ns. The SYSCLK output is a 50% duty cycle square wave with a frequency of 49.152 MHz
±
100 ppm
(period of 20.345 ns). During the first seven cycles of SYSCLK, the PHY continues to drive the CTL and
D terminals low. The LLC is also required to drive its CTL and D outputs low for one of the first six cycles
of SYSCLK but to otherwise place its CTL and D outputs in a high-impedance state. The LLC continues
to drive its LREQ output low during this time.
c.
Receive indicated. Upon the eighth SYSCLK cycle following reassertion of LPS, the PHY asserts the
receive state on the CTL lines and the data-on indication (all ones) on the D lines for one or more cycles.
d.
Initialization complete. The PHY asserts the Idle state on the CTL lines and logic 0 on the D lines. This
indicates that the PHY-LLC interface initialization is complete and normal operation may commence.
The PHY accepts requests from the LLC via the LREQ line.
TBS41AB3 data sheet document history
DATE
PAGE NUMBER
REVISION
12/2002
10
Changed part number TSB41AB3I to TSB41AB3I-EP
12/2002
20
Corrected value of Vendor_ID to 08_00_28h
12/2002
20
Corrected value of Product_ID to 43_41_95h
相關(guān)PDF資料
PDF描述
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
TSC695FL IC,FPGA,79040-CELL,CMOS,BGA,1020PIN,PLASTIC
TSL1301 102 x 1 Linear Sensor Array with Hold
TSL1401 128 x 1 Linear Sensor Array with Hold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41LV03AIPFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TSB41LV03APFP 功能描述:緩沖器和線路驅(qū)動(dòng)器 THREE-PORT CABLE XCVR/ARBITER RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41LV03APFPG4 功能描述:1394 接口集成電路 THREE-PORT CABLE XCVR/ARBITER RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41LV03PFP 制造商:Texas Instruments 功能描述:
TSB41LV03PFP WAF 制造商:Texas Instruments 功能描述: