- 您現在的位置：買賣IC網 > PDF目錄365969 > TSC21020F-20MB-E IC CYCLONE III FPGA 16K 484UBGA PDF資料下載
參數資料
| 型號： | TSC21020F-20MB-E |
| 英文描述： | IC CYCLONE III FPGA 16K 484UBGA |
| 中文描述： | 數字信號處理器| 32位|的CMOS | RAD數據通信硬| QFL | 256PIN |陶瓷 |
| 文件頁數： | 12/51頁 |
| 文件大?。?/td> | 763K |
| 代理商： | TSC21020F-20MB-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
12
TSC21020F
4153F
–
AERO
–
06/03
DMRD
O
Data Memory Read strobe. This pin is asserted when the TSC21020F
reads from data memory.
DMWR
O
Data Memory Write strobe. This pin is asserted when the TSC21020F
writes to data memory.
DMACK
I/S
Data Memory Acknowledge. An external device de-asserts this input to
add wait states to a memory access.
DMPAGE
O
Data Memory Page Boundary. The TSC21020F asserts this pin to
signal that a data memory page boundary has been crossed. Memory
pages must be defined in the memory control registers.
DMTS
I/S
Data Memory Three-State Control. DMTS places the data memory
address, data, selects, and strobes in a high-impedance state. If DMTS
is asserted while
à
DM access is occurring, the processor will halt and
the memory access will not be completed. DMACK must be asserted
for at least one cycle when DMTS is de-asserted to allow any pending
memory access to complete properly. DMTS should only be asserted
(low) during an active memory access cycle.
CLKIN
I
External clock input to the TSC21020F. The instruction cycle rate is
equal to CLKIN. CLKIN may not be halted, changed, or operated below
the specified frequency.
RESET
I/A
Sets the TSC21020F to a known state and begins execution at the
program memory location specified by the hardware reset vector
(address). This input must be asserted (low) at power-up.
IRQ
3-0
I/A
Interrupt request lines; may be either edge-riggered or level-sensitive.
FLAG
3-0
I/O/A
External Flags. Each is configured via control bits as either an input or
output. As an input, it can be tested as a condition. As an output, it can
be used to signal external peripherals.
BR
I/A
Bus Request. Used by an external device to request control of the
memory interface. When BR is asserted, the processor halts execution
after completion of the current cycle, places all memory data,
addresses, selects, and strobes in a high-impedance state, and
asserts BG. The processor continues normal operation when BR is
released.
BG
O
Bus Grant. Acknowledges a bus request (BR), indicating that the
external device may take control of the memory interface. BG is
asserted (held low) until BR is released.
TIMEXP
O
Timer Expired. Asserted for four cycles when the value of TCOUNT is
decremented to zero.
RCOMP
Not available
Can be set to any voltage level.
EVDD
P
Power supply (for output drivers), nominally + 5V dc (10 pins).
EGND
G
Power supply return (for output drivers); (16 pins).
IVDD
P
Power supply (for internal circuitry), nominally + 5V dc (4 pins).
IGND
G
Power supply return (for internal circuitry); (7 pins).
Pin Name
Type
Function
相關PDF資料 |
PDF描述 |
|---|---|
| TSC21020F-20MBP833 | IC CYCLONE III FPGA 25K 144-EQFP |
| TSC21020F-20MBSB | IC CYCLONE III FPGA 25K 144 EQFP |
| TSC21020F-20MBSC | IC CYCLONE III FPGA 25K 256 FBGA |
| TSC21020F-20MBSL1 | IC CYCLONE III FPGA 25K 324 FBGA |
| TSC21020F-20MBSL2 | IC CYCLONE III FPGA 25K 324-FBGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSC21020F-20MBP833 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSL1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSL2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。