- 您現在的位置：買賣IC網 > PDF目錄300044 > TSPC603PVG6LE (ATMEL CORP) 32-BIT, 166 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數資料
| 型號： | TSPC603PVG6LE |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 166 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | 21 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件頁數： | 27/38頁 |
| 文件大?。?/td> | 599K |
| 代理商： | TSPC603PVG6LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
TSPC603P
33/38
5.5. Memory management
The following subsections describe the memory management features of the PowerPC architecture, and the 603p implementation,
respectively.
5.5.1. PowerPC memory management
The primary functions of the MMU are to translate logical (effective) addresses to physical addresses for memory accesses, and to
provide access protection on blocks and pages of memory.
There are two types of accesses generated by the 603p that require address translation - instruction accesses, and data accesses to
memory generated by load and store instructions.
The PowerPC MMU and exception model support demand-paged virtual memory. Virtual memory management permits execution of
programs larger than the size of physical memory ; demand-paged implies that individual pages are loaded into physical memory
from system memory only when they are first accessed by an executing program.
The hashed page table is a variable-sized data structure that defines the mapping between virtual page numbers and physical page
numbers. The page table size is a power of 2, and its starting address is a multiple of its size.
The page table contains a number of page table entry groups (PTEGs). A PTEG contains eight page table entries (PTEs) of eight
bytes each ; therefore, each PTEG is 64 bytes long. PTEG addresses are entry points for table search operations.
Address translations are enabled by setting bits in the MSR-MSR[IR] enables instruction address translations and MSR[DR] enables
data address translations.
5.5.2. PowerPC 603p microprocessor memory management
The instruction and data memory management units in the 603p provide 4 Gbyte of logical address space accessible to supervisor
and user programs with a 4-Kbyte page size and 256-Mbyte segment size. Block sizes range from 128 Kbyte to 256Mbyte and are
software selectable. In addition, the 603p uses an interim 52-bit virtual address and hashed page tables for generating 32-bit physical
addresses. The MMUs in the 603p rely on the exception processing mechanism for the implementation of the paged virtual memory
environment and for enforcing protection of designated memory areas.
Instruction and data TLBs provide address translation in parallel with the on-chip cache access, incurring no additional time penalty in
the event of a TLB hit. A TLB is a cache of the most recently used page table entries. Software is responsible for maintaining the
consistency of the TLB with memory. The 603p’s TLBs are 64-entry, two-way set-associative caches that contain instruction and data
address translations. The 603p provides hardware assist for software table search operations through the ashed page table on TLB
misses. Supervisor software can invalidate TLB entries selectively.
The 603p also provides independent four-entry BAT arrays for instructions and data that maintain address translations for blocks of
memory. These entries define blocks that can vary from 128 Kbyte to 256 Mbyte. The BAT arrays are maintained by system software.
As specified by the PowerPC architecture, the hashed page table is a variable-sized data structure that defines the mapping between
virtual page numbers and physical page numbers. The page table size is a power of 2, and its starting address is a multiple of its size.
Also as specified by the PowerPC architecture, the page table contains a number of page table entry groups (PTEGs). A PTEG con-
tains eight page table entries (PTEs) of eight bytes each ; therefore, each PTEG is 64 bytes long. PTEG addresses are entry points for
table search operations.
5.6. Instruction timing
The 603p is a pipelined superscalar processor. A pipelined processor is one in which the processing of an instruction is reduced into
discrete stages. Because the processing of an instruction is broken into a series of stages, an instruction does not require the entire
resources of an execution unit. For example, after an instruction completes the decode stage, it can pass on to the next stage, while
the subsequent instruction can advance into the decode stage. This improves the throughput of the instruction flow. For example, it
may take three cycles for a floating-point instruction to complete, but if there are no stalls in the floating-point pipeline, a series of
floating-point instructions can have a throughput of one instruction per cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| TSPDF11FGSRA0 | PUSHBUTTON SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, SURFACE MOUNT-RIGHT ANGLE |
| TSS21NGRA | SLIDE SWITCH, DPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE |
| TSS901ESASL3 | 3 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, QFP196 |
| TSSH-106-01-L-D | 12 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| TSSH-108-01-T-DV | 16 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSPC603R | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RCAB/Q8L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RCAB/Q8LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
發(fā)布緊急采購，3分鐘左右您將得到回復。